LFEC40E-4F484C datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> LFEC40E-4F484C

LFEC40E-4F484C: DescriptionFPGA, 768 CLBS, 420 MHz, PQFP144; Categorysemiconductor Programmable logic devices; File Size480KB，117 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

LFEC40E-4F484C Overview

FPGA, 768 CLBS, 420 MHz, PQFP144

LFEC40E-4F484C Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	144
Maximum operating temperature	85 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	1.26 V
Minimum supply/operating voltage	1.14 V
Rated supply voltage	1.2 V
Processing package description	20 X 20 MM, TQFP-144
state	DISCONTINUED
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	TIN LEAD
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
Temperature level	OTHER
organize	768 CLBS
Maximum FCLK clock frequency	420 MHz
Number of configurable logic modules	768
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
The maximum delay of a CLB module	0.4000 ns

Preview

Download Datasheet

View All

LatticeECP/EC Family Data Sheet

Version 01.3

LatticeECP/EC Family Data S

Archite

November 2004

Preliminary

Architecture Overview

The LatticeECP™-DSP and LatticeEC™ architectures contain an array of logic blocks surrounded by P

ble I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded

(EBR) as shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DS

shown in Figure 2-2.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Fun

without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and re

tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and

are optimized for ﬂexibility allowing complex designs to be implemented quickly and efﬁciently. Logic

arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used

side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks

three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on

right edges of the device can be conﬁgured as LVDS transmit/receive pairs. sysMEM EBRs are large de

memory blocks. They can be conﬁgured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns a

Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. Th

route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Bl

PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relation

clocks. The LatticeECP/EC architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sys

port which allows for serial or parallel device conﬁguration. The LatticeECP/EC devices use 1.2V as the

age.

or product names are trademarks or registered trademarks of their respective holders. The speciﬁcations and information herein are subject to change

www.latticesemi.com

2-1

Arch

Recommended Resources

Overcurrent detection circuit

PW2211A application circuit diagram

AN7168 power amplifier circuit diagram

Fuse blown music alarm

ZC-2-10A automatic charger circuit

Digital power amplifier circuit

LM5117 does not work. SS pin is always at low level.: UVLO has no undervoltage VCC7.46V It feels like it is always in thermal shutdown state but the chip is not hot. Is my chip broken?...; LAW Analogue and Mixed Signal

GEC_approach.pdf: ...; wzt Power technology

ISE FPGA RAM is exceeded, so it cannot pass synthesis?: I have exceeded the RAM limit and have been running the synthesis for an hour now, but there is still no error. My question is, if the RAM limit is exceeded, will the synthesis fail?...; timdong FPGA/CPLD

Problems in using WinCE5.0 automatic database EDB: I have a WinCE Mobile 6.0 EDB example program (Mobile 6.0 SDK was compiled on VS2005), which can be run in the Mobile 6.0 simulator; then I copied it directly to my 2440 (running WinCE5.0). At first, ...; tempusr Embedded System

Mainstream Solution Performance Introduction: [color=#000000][font=Cambria]1. [/font] [font=Cambria]ATMEL[/font][/color][size=3][font=Calibri]ATMEL[/font][font=宋体] is a world leader in the design, manufacture and marketing of advanced semiconduct...; songbo RF/Wirelessly

Computer hardware related: Question: When computers communicate, is there a current loop between the sender and the receiver? Is it only with the help of a pull-up resistor that the receiver can recognize a high level?...; 狂简 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components