KS0794
160 COM / 160 SEG DRIVER FOR STN LCD
August.1999.
Ver. 1.1
Prepared by:
Gyeong-Nam, Kim
kgn@samsung.co.kr
Contents in this document are subject to change without notice. No part of this document may be reproduced or
transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written
permission of LCD Driver IC Team.
160 COM / SEG DRIVER FOR STN LCD
PRELIMINARY SPEC. VER. 1.1
KS0794
KS0794 Specification Revision History
Version
0.0
1.0
1.1
l
l
l
Original
Including application note.
p6, p16 revision.
Content
Date
Apr.1999
Jul.1999
Aug.1999
2
KS0794
PRELIMINARY SPEC. VER. 1.1
160 COM / SEG DRIVER FOR STN LCD
CONTENTS
INTRODUCTION ..................................................................................................................................................4
FEATURES ..........................................................................................................................................................4
BLOCK DIAGRAM ...............................................................................................................................................5
PAD CONFIGURATION .......................................................................................................................................6
PAD CENTER COORDINATES............................................................................................................................7
PIN DESCRIPTION ..............................................................................................................................................9
FUNCTIONAL DESCRIPTION............................................................................................................................10
BLOCK FUNCTION.....................................................................................................................................10
PIN FUNCTION...........................................................................................................................................11
FUNCTIONAL OPERATIONS......................................................................................................................15
SPECIFICATIONS..............................................................................................................................................18
ABSOLUTE MAXIMUM RATINGS...............................................................................................................18
RECOMMENDED OPERATING CONDITIONS
...........................................................................................18
DC CHARACTERISTICS.............................................................................................................................19
AC CHARACTERISTICS
.............................................................................................................................21
PRECAUTION ....................................................................................................................................................27
CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS ........................................................................28
TIMING CHART OF 4-DEVICE CASECADE CONNECTION OF SEGMENT DRIVERS......................................29
CONNECTION EXAMPLES OF PLURAL COMMON DRIVERS .........................................................................30
3
160 COM / SEG DRIVER FOR STN LCD
PRELIMINARY SPEC. VER. 1.1
KS0794
INTRODUCTION
The KS0794 is a 160-output segment / common driver LSI suitable for driving large scale dot matrix LC panels
using as personal computers / work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for
substantially decreasing the size of the frame section of the LC module.
The KS0794 is good both segment driver and common driver, and a low power consuming, high-precision LC
panel display can be assembled.
In case of segment mode, the data input is selected 4bit parallel input mode and 8bit parallel input mode by a
mode (MD) pin.
In case of common mode, data input/output pins are bi-directional, four data shift directions are pin-selectable.
FEATURES
BOTH SEGMENT MODE AND COMMON MODE
- Supply voltage for LC driver: +15.0 to +32.0V
- Number of LC driver outputs: 160
- Low output impedance
- Low power consumption
- Supply voltage for the logic system: +2.4V to +5.5V
- CMOS silicon gate process (P-type silicon substrate)
- Package: 190-pin TCP (Tape Carrier Package) & Au bump chip
Segment Mode
- Shift clock frequency: 14MHz (Max.) (Vdd = +5V
±
10%)
8MHz (Max.) (Vdd = +2.4V to +4.5V)
- Adopts a data bus system
- 4-bit / 8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select, causes the internal clock to be stopped
by automatically counting 160 of input data
- Line latch circuit reset function when DISPOFFB active
Common Mode
- Shift clock frequency: 4.0MHz (Max.) (Vdd = +2.4V to +5.5V)
- Built-in 160 bits bi-directional shift register (divisible into 80-bits
×2)
- Available in a single mode (160 bits shift register) or in a dual mode (80 bits shift register
×2)
- Shift register circuit reset function when DISPOFFB active
4
KS0794
PRELIMINARY SPEC. VER. 1.1
160 COM / SEG DRIVER FOR STN LCD
BLOCK DIAGRAM
V
OR
190
V
12R
189
V
43R
188
V
5L
164
Y
1
1
Y
2
2
Y
159
159
Y
160
160
187
FR
DISPOFFB
V
5L
V
43L
V
12L
V
OL
182
179
LEVEL
SHIFTER
160 BITS 4-LEVEL DRIVER
160
163
162
EIO1
EIO2
181
169
ACTIVE
CONTROL
160 BITS LEVEL SHIFTER
160
160 BITS LINE LATCH/SHIFTER
REGISTER
16
16
16
16
16
16
16
16
16
16
161
LP
XCK
L/R
MD
S/C
180
178
CONTROL
LOGIC
8BITS*2
DATA
LATCH
166
DATA LATCH CONTROL
183
8
SP CONVERSION & DATA CONTROL
(4 to 8 or 8to 8)
170
171
172
173
174
175
176
177
167
165
186
168
DI
0
DI
1
D
I
2
DI
3
DI
4
DI
5
DI
6
DI
7
V
DD
V
SS
V
SS
Figure 1. Block Diagram
5
京公网安备 11010802033920号
EEWORLD
