DDR SDRAM 256Mb E-die (x4, x8) Pb-Free
DDR SDRAM
256Mb E-die DDR SDRAM Specification
54 sTSOP-II with Pb-Free
(RoHS compliant)
(300mill x 551mil)
Revision 1.1
October, 2004
Rev. 1.1 October, 2004
DDR SDRAM 256Mb E-die (x4, x8) Pb-Free
256Mb E-die Revision History
Revision 1.0 (February, 2004)
-First release
Revision 1.1 (October, 2004)
-Corrected typo.
DDR SDRAM
Rev. 1.1 October, 2004
DDR SDRAM 256Mb E-die (x4, x8) Pb-Free
Key Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• DM for write masking only (x4, x8)
• Auto & Self refresh
• 7.8us refresh interval(8K/64ms refresh)
• Maximum burst refresh cycle : 8
• 54pin sTSOP(II)-300
Pb-Free
package
• RoHS compliant
DDR SDRAM
Ordering Information
Part No.
K4H560438E-VC/LB3
K4H560438E-VC/LA2
K4H560438E-VC/LB0
K4H560838E-VC/LB3
K4H560838E-VC/LA2
K4H560838E-VC/LB0
32M x 8
64M x 4
Org.
Max Freq.
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
SSTL2
54pin sTSOP(II)-300
SSTL2
54pin sTSOP(II)-300
Interface
Package
Operating Frequencies
B3(DDR333@CL=2.5)
Speed @CL2
Speed @CL2.5
*CL : CAS Latency
133MHz
166MHz
AA(DDR266@CL=2.0)
133MHz
133MHz
A2(DDR266@CL=2.0)
133MHz
133MHz
B0(DDR266@CL=2.5)
100MHz
133MHz
Rev. 1.1 October, 2004
DDR SDRAM 256Mb E-die (x4, x8) Pb-Free
Pin Description
DDR SDRAM
54pin sTSOP(II)-300
32Mb x 8
64Mb x 4
VDD
DQ0
VDDQ
DQ1
VSSQ
DQ2
VDDQ
DQ3
VSSQ
NC
VDDQ
NC
NC
VDD
WE
CAS
RAS
CS
NC
BA0
BA1
AP/A10
A0
A1
A2
A3
VDD
VDD
NC
VDDQ
DQ0
VSSQ
NC
VDDQ
DQ1
VSSQ
NC
VDDQ
NC
NC
VDD
WE
CAS
RAS
CS
NC
BA0
BA1
AP/A10
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
VSS
NC
VSSQ
DQ3
VDDQ
NC
VSSQ
DQ2
VDDQ
NC
VSSQ
DQS
VREF
VSS
DM
CK
CK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
VSS
VSS
DQ7
VSSQ
DQ6
VDDQ
DQ5
VSSQ
DQ4
VDDQ
NC
VSSQ
DQS
VREF
VSS
DM
CK
CK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
VSS
54 PinsTSOP(II)
300mil x 551mil
(7.62mm x 14.00mm)
(0.5 mm Pin Pitch)
Bank Address
BA0-BA1
Row Address
A0-A12
Auto Precharge
A10
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
Organization
64Mx4
32Mx8
Row Address
A0~A12
A0~A12
Column Address
A0-A9, A11
A0-A9
DM is internally loaded to match DQ and DQS identically.
Row & Column address configuration
Rev. 1.1 October, 2004
DDR SDRAM 256Mb E-die (x4, x8) Pb-Free
Package Physical Dimension
54pin sTSOP(II)-300
DDR SDRAM
Units : Millimeters
(0.50)
(14
°
)
#1
#27
(0.50)
(8.22)
(0.80)
0.125
+0.075
-0.035
(2-R 0.15)
#54
#28
(0.80)
(2-R 0.30)
(∅ 2.00 Dp0~0.05 BTM)
9.22±0.20
(1.00)
0.665±0.05
0.210±0.05
(1.00)
7.6
0.1
5)
(1.10)
(R
0.2
5
0.10 MAX
)
0.
30
)
(14
°
)
NOTE
1. (
) IS REFERENCE
2. [
] IS ASS’Y OUT QUALITY
0.05 MIN
(0.50)
0.50TYP
0.50±0.05
[
0.07 MAX ]
+0.075
0.20
-0.035
(2
-R
0×~8×
Rev. 1.1 October, 2004
(R
0.
25
)
(14
°
)
(2-
R
(14
°
)
1.00±0.05
1.20MAX
14.40MAX
(14.20)
14.00±0.10
0.25TYP
0.40~0.60
DIY/Open Source Hardware
京公网安备 11010802033920号
EEWORLD
