EEWORLDEEWORLDEEWORLD

Part Number

Search

C0805C223_4GAC

Description
Multilayer Ceramic Capacitors MLCC - SMD/SMT
CategoryPassive components   
File Size1MB,20 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C0805C223_4GAC Online Shopping

Suppliers Part Number Price MOQ In stock  
C0805C223_4GAC - - View Buy Now

C0805C223_4GAC Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT

C0805C223_4GAC Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerKEMET
Product CategoryMultilayer Ceramic Capacitors MLCC - SMD/SMT
Capacitance0.022 uF
Voltage Rating DC16 VDC
DielectricC0G (NP0)
Tolerance-
Case Code - in0805
Case Code - mm2012
Height-
Maximum Operating Temperature+ 125 C
Minimum Operating Temperature- 55 C
Termination-
ProductGeneral Type MLCCs
Length2 mm
Package / Case0805 (2012 metric)
Termination StyleSMD/SMT
Voltage Rating AC-
Width1.2 mm
Capacitance - nF22 nF
Capacitance - pF22000 pF
ClassClass 1
Unit Weight0.000194 oz
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
C0G Dielectric, 10 – 250 VDC (Commercial Grade)
Overview
KEMET’s C0G dielectric features a 125°C maximum
operating temperature and is considered “stable.”
The Electronics Components, Assemblies & Materials
Association (EIA) characterizes C0G dielectric as a
Class I material. Components of this classification are
temperature compensating and are suited for resonant
circuit applications or those where Q and stability of
capacitance characteristics are required. C0G exhibits no
change in capacitance with respect to time and voltage and
boasts a negligible change in capacitance with reference to
ambient temperature. Capacitance change is limited to
±30 ppm/ºC from −55°C to +125°C.
Benefits
• −55°C to +125°C operating temperature range
• Lead (Pb)-free, RoHS, and REACH compliant
• EIA 0201, 0402, 0603, 0805, 1206, 1210, 1808, 1812, 1825,
2220, and 2225 case sizes
• DC voltage ratings of 10 V, 16 V, 25 V, 50 V, 100 V, 200 V, and
250 V
• Capacitance offerings ranging from 0.5 pF up to 0.47 μF
• Available capacitance tolerances of ±0.10 pF, ±0.25 pF,
±0.5 pF, ±1%, ±2%, ±5%, ±10%, and ±20%
• No piezoelectric noise
• Extremely low ESR and ESL
• High thermal stability
• High ripple current capability
Click image above for interactive 3D content
Open PDF in Adobe Reader for full functionality
Ordering Information
C
1206
C
104
Capacitance
Code (pF)
Two significant digits
+ number of zeros.
Use 9 for 1.0 – 9.9 pF
Use 8 for 0.5 – .99 pF
e.g., 2.2 pF = 229
e.g., 0.5 pF = 508
J
Capacitance
Tolerance
2
B = ±0.10 pF
C = ±0.25 pF
D = ±0.5 pF
F = ±1%
G = ±2%
J = ±5%
K = ±10%
M = ±20%
3
Rated
Voltage
(VDC)
8 = 10
4 = 16
3 = 25
5 = 50
1 = 100
2 = 200
A = 250
G
Dielectric
G = C0G
A
Failure Rate/
Design
A = N/A
C
Termination
Finish
3
C = 100% Matte Sn
TU
Packaging/
Grade (C-Spec)
See
“Packaging
C-Spec
Ordering
Options
Table” below
Case Size
Specification/
Ceramic
(L" x W")
Series
1
0201
0402
0603
0805
1206
1210
1808
1812
1825
2220
2225
1
2
C=
Standard
Flexible termination option is available. Please see FT-CAP product bulletin C1062_C0G_FT-CAP_SMD
Additional capacitance tolerance offerings may be available. Contact KEMET for details.
3
Additional termination finish options may be available. Contact KEMET for details.
One world. One KEMET
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 • 864-963-6300 • www.kemet.com
C1003_C0G • 7/21/2016
1
Circuit Diagram 29-Analysis of Timing and Delay Circuit Principles
[i=s]This post was last edited by tiankai001 on 2018-2-11 11:10[/i] [b]1. Structural characteristics of timing and delay circuits[/b][align=left][color=rgb(34, 34, 34)][font="]The main purpose of the ...
tiankai001 Integrated technical exchanges
28335 Sampling Problem
[table=98%] [tr][td]I use the ccs5.2 version, using the AD sampling routine in ti's controlSUITE, the path is C:\ti\controlSUITE\device_support\f2833x\v132\DSP2833x_examples_ccsv4\adc_soc, the problem...
全然向你 Microcontroller MCU
A DC-DC chip application request
1. There are digital ground and analog ground in a DC-DC chip. How should these two grounds be handled? 2. I need two such chips on my board, one of which is used to power the digital circuit (provide...
hunter19900215 Power technology
Found an error in the STM32 DCMI Chinese documentation
The two HSYNCs are horizontal blanking and vertical blanking, which made me a little confused at first.https://www.st.com/resource/en/application_note/dm00373474-digital-camera-interface-dcmi-on-stm32...
littleshrimp stm32/stm8
5KW audio amplifier, how to achieve
My boss just talked to me. He wanted me to come up with a plan to achieve 5KW audio amplification. He didn't mention any other specific requirements. He just said it was for warships. I went to Xisi A...
西门 Analog electronics
42394443 Guangqian arm9 group
42394443 Guangqian arm9 group is open, please join...
liwenjie518 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2214  97  2353  155  2822  45  2  48  4  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号