EC5625TS-36864M-TR datasheet, PDF

Datasheet> All Categories > Passive components> EC5625TS-36864M-TR

EC5625TS-36864M-TR: DescriptionStandard Clock Oscillators 3.6864MHz 3.3Vdc 25ppm -10C +70C; CategoryPassive components; File Size1MB，6 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com

Download Datasheet Parametric View All

EC5625TS-36864M-TR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	EC5625TS-36864M-TR	-	-	View	Buy Now

EC5625TS-36864M-TR Overview

Standard Clock Oscillators 3.6864MHz 3.3Vdc 25ppm -10C +70C

EC5625TS-36864M-TR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	ECLIPTEK
Product Category	Standard Clock Oscillators
RoHS	Details
Product	Standard Clock Oscillators
Frequency	3.6864 MHz
Frequency Stability	25 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Output Format	CMOS
Termination Style	SMD/SMT
Minimum Operating Temperature	- 10 C
Maximum Operating Temperature	+ 70 C
Length	2.5 mm
Width	2 mm
Height	1 mm
Packaging	Reel
Current Rating	6 mA
Type	Crystal Clock Oscillators (SPXO)
Duty Cycle - Max	50 %
Factory Pack Quantity	1000

Preview

Download Datasheet

View All

EC5625TS-3.6864M TR

REGULATORY COMPLIANCE

2011/65 +

2015/863

(Data Sheet downloaded on Feb 20, 2018)

174 SVHC

ITEM DESCRIPTION

Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 2.0mm x 2.5mm Ceramic Surface Mount (SMD)

3.6864MHz ±25ppm -10°C to +70°C

ELECTRICAL SPECIFICATIONS

Nominal Frequency

Frequency Tolerance/Stability

Operating Temperature Range

Supply Voltage

Input Current

Output Voltage Logic High (Voh)

Output Voltage Logic Low (Vol)

Rise/Fall Time

Duty Cycle

Load Drive Capability

Output Logic Type

Pin 1 Connection

Tri-State Input Voltage (Vih and Vil)

Standby Current

RMS Phase Jitter

Start Up Time

Storage Temperature Range

3.6864MHz

±25ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating

Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration)

-10°C to +70°C

3.3Vdc ±10%

6mA Maximum

90% of Vdd Minimum (IOH= -4mA)

10% of Vdd Maximum (IOL= +4mA)

10nSec Maximum (Measured at 20% to 80% of waveform)

50 ±10(%) (Measured at 50% of waveform)

15pF Maximum

CMOS

Tri-State (High Impedance)

90% of Vdd Minimum or No Connect to Enable Output, 10% of Vdd Maximum to Disable Output (High Impedance)

10µA Maximum (Disabled Output: High Impedance)

1pSec Maximum (12kHz to 20MHz offset frequency)

10mSec Maximum

-55°C to +125°C

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS

ESD Susceptibility

Fine Leak Test

Flammability

Gross Leak Test

Mechanical Shock

Moisture Resistance

Moisture Sensitivity

Resistance to Soldering Heat

Resistance to Solvents

Solderability

Temperature Cycling

Vibration

MIL-STD-883, Method 3015, Class 1, HBM: 1500V

MIL-STD-883, Method 1014, Condition A

UL94-V0

MIL-STD-883, Method 1014, Condition C

MIL-STD-883, Method 2002, Condition B

MIL-STD-883, Method 1004

J-STD-020, MSL 1

MIL-STD-202, Method 210, Condition K

MIL-STD-202, Method 215

MIL-STD-883, Method 2003

MIL-STD-883, Method 1010, Condition B

MIL-STD-883, Method 2007, Condition A

www.ecliptek.com | Specification Subject to Change Without Notice | Revision G 04/02/2015 | Page 1 of 5

Ecliptek, LLC

5458 Louie Lane, Reno, NV 89511

1-800-ECLIPTEK or 714.433.1200

Recommended Resources

Solder spot measuring instrument circuit

Two-stage current parallel negative feedback amplifier circuit

Electronic analog switching circuits driven by TTL or MOS circuits

Galanz CFXB50-70B luxury multi-function rice cooker circuit diagram

Recorder self-stop circuit

High common mode voltage differential amplifier circuit

Please help me with the interrupt driver for fpga under linux system. Thanks: #include#include#include #include #include #include #include #include #include #include #includestatic int f2h_int_open(struct inode *inode, struct file *file); static int f2h_int_release(struct inode...; vlah Linux and Android

Altera IP Core Examples: When calling an IP core with Quartus II, how can I view the routines of the IP core?...; 火箭_1991 FPGA/CPLD

Design of Phase-Adjustable RF Active Phase Shifter: Abstract: A two-stage first-order adjustable phase shifter with a center frequency of 100 MHz is constructed using a PIN tube and a radio frequency operational amplifier. The phase adjustment range is...; JasonYoo RF/Wirelessly

Do you find Altium Dexigner 6.8 easy to use?: I used Protel99 for the first drawing, then 99SE, and now I use Altium Dexigner 6.8. But when I draw the schematic and load the schematic bus network connection into the PCB, why can't I connect it of...; jinpost Embedded System

Flash and file information storage path problem: I would like to ask how the file storage path is determined in embedded systems. Take Spreadtrum platform as an example. What is the storage process? How is it implemented in the driver?...; KESKY Embedded System

[2011 National Competition Question Discussion Post] Question H: Waveform Acquisition, Storage and Playback System: The 2011 National College Student Competition test paper has been announced. If contestants have any questions about Question H of the competition, they can post them here !We look forward to the enth...; EEWORLD社区 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components