EEWORLDEEWORLDEEWORLD

Part Number

Search

511FBA125M000AAGR

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 1: 125.000 MHz, 2.5 V LVDS, 5x7 mm
CategoryPassive components   
File Size651KB,31 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

511FBA125M000AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511FBA125M000AAGR - - View Buy Now

511FBA125M000AAGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1: 125.000 MHz, 2.5 V LVDS, 5x7 mm

511FBA125M000AAGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
ProductStandard Clock Oscillators
Frequency125 MHz
Frequency Stability50 PPM
Operating Supply Voltage2.5 V
Supply Voltage - Min2.25 V
Supply Voltage - Max2.75 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
PackagingReel
Duty Cycle - Max52 %
Mounting StyleSMD/SMT
Factory Pack Quantity1000
Unit Weight0.006562 oz
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Si510/511
Rev. 1.3 12/17
Copyright © 2017 by Silicon Laboratories
NXP LPC1549@eeworld
NXP LPC1549@eeworld 1. Understand LPC 1549 Xpresso LPC1549 minimum system and then add the link debugging part based on lpc4322basic LED, basic button test hardware, and also make the expansion interf...
蓝雨夜 NXP MCU
I want to use two timers in a holtek microcontroller. Can I use it?
In the program, a standard timer TM0 is used to implement a timer interrupt delay of 100us. Now, an NTC temperature measurement function for RC charging and discharging is added. I saw on the Internet...
夏尔 MCU
Performance introduction and application of infrared receiver dedicated module
Performance introduction and application of infrared receiver dedicated module...
xtss Analog electronics
[FPGA Technology] Offset Constraints and Diagrams
The skew constraint refers to the constraint between data and clock . The skew constraint specifies the timing relationship between the external clock and the data input and output pins. It is only us...
eeleader FPGA/CPLD
About interrupt timing
For example, in a system, there is keyboard scanning, LED dynamic display, and interruption in the system. How to set the interruption time constant so that it does not interfere with the display, tha...
dlw123 Embedded System
Original: 7-segment digital tube pin sequence and decoding driver integrated circuit 74LS47, 48
7-segment digital tube pin sequence and decoding driver integrated circuit 74LS47, 48 Here is an introduction to the 7-segment digital tube as shown in the figure below [font=楷体_GB2312][b][size=4][col...
weigaole Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2079  1441  854  648  161  42  30  18  14  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号