EEWORLDEEWORLDEEWORLD

Part Number

Search

ISPLSI2192VE-135-L-T128

Description
3.3V In-System Programmable SuperFAST⑩ High Density PLD
File Size143KB,15 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Compare View All

ISPLSI2192VE-135-L-T128 Overview

3.3V In-System Programmable SuperFAST⑩ High Density PLD

ispLSI 2192VE
3.3V In-System Programmable
SuperFAST™ High Density PLD
Features
• SuperFAST HIGH DENSITY IN-SYSTEM
PROGRAMMABLE LOGIC
— 8000 PLD Gates
— 96 I/O Pins, Nine or Twelve Dedicated Inputs
— 192 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— Pinout Compatible with ispLSI 2096V and 2096VE
• 3.3V LOW VOLTAGE ARCHITECTURE
— Interfaces with Standard 5V TTL Devices
• HIGH PERFORMANCE E CMOS TECHNOLOGY
f
max
= 225MHz* Maximum Operating Frequency
t
pd
= 4.0ns* Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 3.3V In-System Programmability (ISP™) Using
Boundary Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of Wired-
OR Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
*Preliminary
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
2
®
®
Functional Block Diagram
Output Routing Pool
F7 F6 F5 F4 F3 F2 F1 F0
A0
Output Routing Pool
Output Routing Pool
E7 E6 E5 E4 E3 E2 E1 E0
D7
D5
Output Routing Pool
D Q
A1
A2
A3
A4
A5
A6
A7
B0 B1 B2 B3 B4 B5 B6 B7
Output Routing Pool
D6
Logic
D Q
Global Routing Pool (GRP)
Array
D Q
GLB
D4
D3
D2
D1
D0
D Q
C0 C1 C2 C3 C4 C5 C6 C7
Output Routing Pool
Description
The ispLSI 2192VE is a High Density Programmable
Logic Device containing 192 Registers, nine or twelve
Dedicated Input pins, three Dedicated Clock Input pins,
two dedicated Global OE input pins and a Global Routing
Pool (GRP). The GRP provides complete interconnectivity
between all of these elements. The ispLSI 2192VE
features in-system programmability through the Bound-
ary Scan Test Access Port (TAP) and is 100% IEEE
1149.1 Boundary Scan Testable. The ispLSI 2192VE
offers non-volatile reprogrammability of the logic, as well
as the interconnect to provide truly reconfigurable sys-
tems.
The basic unit of logic on the ispLSI 2192VE device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. F7 (see Figure 1). There are a total of 48 GLBs in the
ispLSI 2192VE device. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which can
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they can be connected to the inputs of any
GLB on the device.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
August 2000
2192ve_06
1
CLK0
CLK1
CLK2
0139/2192VE

ISPLSI2192VE-135-L-T128 Related Products

ISPLSI2192VE-135-L-T128 2192VE ISPLSI2192VE-180-L-T128 ISPLSI2192VE-225-L-T128 ISPLSI2192VE-225-LB144 ISPLSI2192VE-180-LB144 ISPLSI2192VE-100-LB144 ISPLSI2192VE-100-L-T128 ISPLSI2192VE-135-LB144
Description 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD 3.3V In-System Programmable SuperFAST⑩ High Density PLD
I have no points, and I want to download resources. I hope an expert can tell me how to get points as quickly as possible.
I have no points left and want to download resources. I hope an expert can tell me how to get points the fastest. Thank you....
madcow Embedded System
Help me! When I compile a file in ADS 1.2, I get a compilation error Error: (Serious) C2840E: EOF in comment Time.cl
Help me, sir. When I compile the first file in ADS 1.2, a compilation error occurs: Error: (Serious) C2840E: EOF in comment Time.c line 39. The error refers to the last line. I checked the relevant fo...
danqiuyizhui Embedded System
The second-hand screens on Taobao all have the word "universal" written on them. How come they are universal?
When you change the screen of an MP4, most of the screens can be changed if they are the same size. For example, if the 50P 5-inch screen is universal, how is this so-called universal driver usually d...
飞鸿浩劫 MCU
Can STM32 be debugged at source level using KeilMDK?
If possible, what version of MDK do you want? Are you using ulink? Or jlink? Or something else?...
cokiy stm32/stm8
Help writing LCD12864 half-width character display program using msp430g2553
#includevoid LCD_init(void); void LCD_write_com(int com); void LCD_send_byte(int byte); void LCD_write_char(int x, int y, char word); void LCD_write_string(int x, int y, char *s); void LCD_clear(void)...
施森林 Microcontroller MCU
Show the process of WEBENCH design + sensor 3.3V power supply design
Use WEBENCH to design a power supply with an input of 5V~8V and an output of 3.3V. Check the efficiency, circuit diagram, BOM table, etc. through the design, as shown in the figure:...
hanskying666 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1525  891  921  2908  2321  31  18  19  59  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号