2192VE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 2192VE

Preview

2192VE: Description3.3V In-System Programmable SuperFAST⑩ High Density PLD; File Size143KB，15 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Compare View All

2192VE Overview

3.3V In-System Programmable SuperFAST⑩ High Density PLD

Preview

Download Datasheet

View All

ispLSI 2192VE

3.3V In-System Programmable

SuperFAST™ High Density PLD

Features

• SuperFAST HIGH DENSITY IN-SYSTEM

PROGRAMMABLE LOGIC

— 8000 PLD Gates

— 96 I/O Pins, Nine or Twelve Dedicated Inputs

— 192 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— Pinout Compatible with ispLSI 2096V and 2096VE

• 3.3V LOW VOLTAGE ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

• HIGH PERFORMANCE E CMOS TECHNOLOGY

—

max

= 225MHz* Maximum Operating Frequency

—

= 4.0ns* Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-

OR Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

• ispDesignEXPERT™ – LOGIC COMPILER AND COM-

PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER™

— PC and UNIX Platforms

*Preliminary

to change without notice.

Functional Block Diagram

Output Routing Pool

F7 F6 F5 F4 F3 F2 F1 F0

Output Routing Pool

E7 E6 E5 E4 E3 E2 E1 E0

Output Routing Pool

D Q

B0 B1 B2 B3 B4 B5 B6 B7

Output Routing Pool

Logic

D Q

Global Routing Pool (GRP)

Array

D Q

GLB

D Q

C0 C1 C2 C3 C4 C5 C6 C7

Output Routing Pool

Description

The ispLSI 2192VE is a High Density Programmable

Logic Device containing 192 Registers, nine or twelve

Dedicated Input pins, three Dedicated Clock Input pins,

two dedicated Global OE input pins and a Global Routing

Pool (GRP). The GRP provides complete interconnectivity

between all of these elements. The ispLSI 2192VE

features in-system programmability through the Bound-

ary Scan Test Access Port (TAP) and is 100% IEEE

1149.1 Boundary Scan Testable. The ispLSI 2192VE

offers non-volatile reprogrammability of the logic, as well

as the interconnect to provide truly reconfigurable sys-

tems.

The basic unit of logic on the ispLSI 2192VE device is the

Generic Logic Block (GLB). The GLBs are labeled A0, A1

.. F7 (see Figure 1). There are a total of 48 GLBs in the

ispLSI 2192VE device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/Exclusive OR array, and four outputs which can

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2000

2192ve_06

CLK0

CLK1

CLK2

0139/2192VE

2192VE Related Products

	2192VE	ISPLSI2192VE-135-L-T128	ISPLSI2192VE-180-L-T128	ISPLSI2192VE-225-L-T128	ISPLSI2192VE-225-LB144	ISPLSI2192VE-180-LB144	ISPLSI2192VE-100-LB144	ISPLSI2192VE-100-L-T128	ISPLSI2192VE-135-LB144
Description	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD	3.3V In-System Programmable SuperFAST⑩ High Density PLD

Recommended Resources

Voltage-controlled voltage source second-order active low-pass filter circuit

Rechargeable emergency dual-purpose light circuit

High power switching regulated power supply circuit diagram

Load measuring force sensing circuit

Self-shutoff fully automatic charger circuit diagram

Dual purpose phone lock circuit diagram

Pelvic floor muscle therapy instrument parameters technical parameters: Pelvic floor muscle therapy instrument parameters technical parameters 1. Simple appearance, trolley design, easy to move. 2. Three LCD screens display treatment items, output intensity, treatment tim...; QWE4562009 Test/Measurement

URLDownloadToCacheFile is not defined under winCE!: Hey guys, I can't stand it anymore. I added and defined it like this in evc: #include "urlMon.h" #pragma comment (lib, "urlmon.lib") URLDownloadToCacheFile function still prompts: 'URLDownloadToCacheF...; yuewei167 Embedded System

A UC/OSII novice needs help with a question.: I am a beginner in UC/OSII and I am practicing using semaphores. I don't understand how the following program can turn the LED on or off every 2 seconds. My understanding is this, I don't know if it i...; fendou Real-time operating system RTOS

Siemens/cinterion wireless module information sharing: Siemens/Cinterion wireless module information sharing Following TC35i/MC39i/MC55, Siemens/Cinterion has launched MC37i/MC52i/MC55i. As the regular agent of Siemens in Asia Pacific (agent certificate c...; flyingzero Embedded System

Looking for analog switches in multisim: [i=s] This post was last edited by paulhyde on 2014-9-15 03:04 [/i] I'm in urgent need of an analog switch in multisim. I can't find one. I want a multi-control one, not a single-control one....; pclove2012 Electronics Design Contest

The overall architecture and development of the Internet of Things from the perspective of telecom operators: [b]1 Introduction[/b] In 2009, IBM Smarter Earth, EU Action Plan and Premier Wen Jiabao's "Perceiving China" have brought the attention of the Internet of Things (IoT) to an unprecedented height in Ch...; 吸铁石上 RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components