IDT71V3548SA133PFI datasheet, PDF

Datasheet> All Categories > IDT71V3548SA133PFI

Preview

IDT71V3548SA133PFI: Description256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs; File Size490KB，26 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Compare View All

IDT71V3548SA133PFI Overview

256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs

Preview

Download Datasheet

View All

256K x 18

3.3V Synchronous ZBT SRAM

3.3V I/O, Burst Counter

Pipelined Outputs

IDT71V3548S

IDT71V3548SA

Features

256K x 18 memory configurations

Supports high performance system speed - 133 MHz

(4.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (V

DDQ)

Optional Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

Description

The IDT71V3548 are 3.3V high-speed 4,718,592-bit (4.5 Megabit)

synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or

Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it

read or write.

The IDT71V3548 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3548

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will be

completed. The data bus will tri-state two cycles after chip is deselected

or a write is initiated.

The IDT71V3548 has an on-chip burst counter. In the burst

mode, the IDT71V3548 can provide four cycles of data for a single address

presented to the SRAM. The order of the burst sequence is defined by the

LBO

input pin. The

LBO

pin selects between linear and interleaved burst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V3548 SRAMs utilize IDT's latest high-performance CMOS

process and are packaged in a JEDEC standard 14mm x 20mm 100- pin

plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA)

and 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5296 tbl 01

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst addre ss / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

MAY 2002

DSC-5296/03

IDT71V3548SA133PFI Related Products

	IDT71V3548SA133PFI	IDT71V3548SA133PF	IDT71V3548SA133BQI	IDT71V3548SA133BQ	IDT71V3548SA133BGI	IDT71V3548SA133BG
Description	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs	256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs

Recommended Resources

Application of adjustable voltage regulator W317

Portable loudspeaker circuit made with Class D amplifier

Light emission circuit

555 electrical load controller circuit

High fidelity preamplifier circuit

Bidirectional thyristor energy consumption braking circuit

DSP Learning Series (1): I started to get in touch with DSP. At the beginning, I didn’t know anything and learned from each other. The laboratory has test chambers of models such as DM642 and 5509A. The DM642 has a camera and...; gyfu DSP and ARM Processors

After installing Lite FET-Pro430 Elprotronic, FET430UIF cannot download simulation. What's the problem?: Lite FET-Pro430 Elprotronic is a mass production download tool for MSP430. After installing it last Friday, the MSP-FET430UIF cannot be downloaded for simulation. What's going on?...; gaoshou1218 Microcontroller MCU

Implement some image processing and video playback classes in Java using EVC: java.awt.Color java.awt.Graphics java.awt.Graphics2D java.awt.Image java.awt.Point java.awt.Image.BufferedImage java.awt.Image.FilteredImageSource java.awt.Image.ImageFilter java.awt.Image.ImageProduc...; duguxx Embedded System

How to drive a touch screen in Linux? Please give me more details. Thanks!: How to drive a touch screen in Linux? Please give me more details. Thanks!...; 明月清风 Linux and Android

How is the circuit of the LED aging rack connected? Series or parallel?: How is the circuit of the LED aging rack connected? Series or parallel? I want to spend a few hundred dollars to buy an aging control box, and then make the rack and wiring clips myself. But I have to...; power_lau LED Zone

Unable to burn image file using tftp: The RH9 installed on the PC has the TFTP service enabled. The PC is connected to the ARM board with a crossover cable and a serial cable. The IP address of the PC is set to 192.168.2.111, the DNS and ...; kawoyi Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components