EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001KG-0130CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3Q001KG-0130CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001KG-0130CDI - - View Buy Now

8N3Q001KG-0130CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N3Q001KG-0130CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
ProductXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Keil C51 Compiler and Debugger Software User Guide
This manual is an introduction to the 8051 microcontroller software development tool from Keil Software. It is a user guide for new users and interested readers. Just reading this book will allow you ...
wzt 51mcu
Share the C language program of msp430f149 microcontroller to control stepper motor
[p=19, null, left][color=rgb(0, 0, 0)][font=Tahoma, Helvetica, arial, sans-serif][size=13px]#include[/size][/font][/color][/p][color=#000][font=Tahoma, Helvetica, arial, sans-serif][size=13px]typedefu...
Jacktang Microcontroller MCU
How to speed up the compilation of Linux and Android
Especially the Android 4.0 compilation, it is very difficult, four hours on an ordinary computer, is there any way to optimize it?...
Wince.Android Embedded System
Chapter 8 Process Control
8.1 Introduction 141 8.2 Process Identity 141 8.3 fork Function 142 8.4 vfork Function 145 8.5 exit Function 147 8.6 wait and waitpid Functions 148 8.7 wait3 and wait4 Functions 152 8.8 Race Condition...
謃塰 Linux and Android
Indoor visible light communication system based on FPGA
I need to build an indoor visible light communication system based on FPGA, with a rate of at least 10Mbps. I wonder if there are any special LED driver chips and photoelectric conversion receiving ch...
would2008123 FPGA/CPLD
filesys.exe exception when using multibin?
2440 implements multibin, FLASH is K9F1G08. After the generated xip.bin file is burned into FLASH, a file system exception occurs when running xipkernel. I checked in the .map file and it seems that t...
sunrise41 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1125  919  2652  1851  211  23  19  54  38  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号