EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5923A510NLGI8

Description
Clock Generators & Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size340KB,27 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5923A510NLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5923A510NLGI8 - - View Buy Now

5P49V5923A510NLGI8 Overview

Clock Generators & Support Products VersaClock 5 LP Program CLK

5P49V5923A510NLGI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingCut Tape
PackagingReel
Factory Pack Quantity2500
Programmable Clock Generator
5P49V5923
DATASHEET
Description
The 5P49V5923 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDT’s fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to two independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs
Two fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
Three LVCMOS outputs, including one reference output
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 200MHz
– Crystal frequency range: 8MHz to 40MHz
Output frequency ranges:
– LVCMOS Clock Outputs – 1MHz to 200MHz
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
Pin Assignment
OUT0_SEL_I2CB
V
DDO
0
V
DDO
1
OUT1
V
DDD
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
1
2
3
4
5
6
24 23 22 21 20 19
18
17
NC
V
DDO
2
OUT2
NC
V
DDA
NC
NC
EPAD
GND
16
15
14
7
8
9
13
10 11 12
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
24-pin VFQFPN
5P49V5923 MARCH 3, 2017
1
©2017 Integrated Device Technology, Inc.
NC
Please help explain this procedure, thank you!
This is a simple serial port reading thread I wrote, which encapsulates the thread function in the class [code] class CCESeries: public CGPSpro { public: //Open the serial port BOOL OpenPort(PTCHAR Po...
lihaifeng15 Embedded System
Do you have any network equipment?
I will graduate from university next year and have just found a job working on network equipment, such as routers and switches. I will be doing an internship next year and I would like to take this op...
heda969240 Embedded System
[OpenCV Getting Started Tutorial 12] OpenCV edge detection: Canny operator, Sobel operator, Laplace operator, Schar...
[i=s]This post was last edited by Rambo on 2017-12-28 13:53[/i] [indent][font="][size=14px]In this article, we will learn about various operators and filters for edge detection in OpenCV - Canny opera...
兰博 Embedded System
ZTE's turnaround in the 4G era is difficult
[color=#333333][font=Arial, Helvetica, sans-serif, 宋体]After its efforts in 2013, ZTE has received a "report card" that is both good and bad. [/font][/color] [p=22, null, left][color=rgb(51, 51, 51)][f...
azhiking Talking
Knowing the complement code, how to calculate the original code?
The conversion result given by ADS1220 is in the form of two's complement. In order to calculate the size of the input analog quantity, it needs to be converted to the original code. Question: Knowing...
yhye2world Integrated technical exchanges
Share the example program using STemWin control
[i=s]This post was last edited by 1428662475 on 2016-11-22 19:32[/i] [font=微软雅黑][size=4]First let's take a look at the main control. The WB-RedDragon429 development board is a learning board based on ...
1428662475 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 258  241  1141  2177  2788  6  5  23  44  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号