or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
Introduction_01.4
Introduction
LatticeECP/EC Family Data Sheet
Introduction
The LatticeECP/EC family of FPGA devices is optimized to deliver mainstream FPGA features at low cost. For
maximum performance and value, the LatticeECP™ (EConomy Plus) FPGA concept combines an efficient FPGA
fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-
DSP™ (EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™
(EConomy) family supports all the general purpose features of LatticeECP devices without dedicated function
blocks to achieve lower cost solutions.
The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical
FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.
Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-
alent in cost-sensitive applications.
The ispLEVER
®
design tool suite from Lattice allows large complex designs to be efficiently implemented using the
LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing
and back-annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC
family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their
design, increasing their productivity.
1-2
LatticeECP/EC Family Data Sheet
Architecture
September 2012
Data Sheet
Architecture Overview
The LatticeECP-DSP and LatticeEC architectures contain an array of logic blocks surrounded by Programmable I/
O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR), as
shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DSP blocks, as shown in
Figure 2-2.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit
without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register func-
tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks
are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are
arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the out-
side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every
three rows of PFF blocks there is a row of PFU blocks.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O interfaces. PIO pairs on the left and
right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast
memory blocks. They can be configured as RAM or ROM.
The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in
Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and
route software tool automatically allocates these routing resources.
At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These
PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the
clocks. The LatticeECP/EC architecture provides up to four PLLs per device.
Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG™
port which allows for serial or parallel device configuration. The LatticeECP/EC devices use 1.2V as their core volt-
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Model:MQT-805
Basic description: MQT-805 is a remote monitoring terminal based on RS485, 10M/100M network port communication, supporting Modbus bus protocol, Modbus TCP protocol (dual network port), 2...
[size=4][color=#000000][font=宋体] At present, temperature sensors are increasingly used in different fields, and problems of one kind or another are inevitable in the process of use. [/font] [font=宋体] ...
Industrial routers, like DTUs, both realize wireless network data transmission functions, and the differences between the two are mainly in three aspects: appearance interface, usage method and applic...
introduction
With the continuous optimization of surface mount technology (SMT) and the rapid development of chip component manufacturing technology, the application of chip mounters in the el...[Details]
1. Introduction
Automobile pollution is one of the most important issues that people are most concerned about and need to solve urgently. As an important method for detecting automobile exhau...[Details]
All electronic design engineers and scientists have performed electrical signal analysis, or signal analysis for short. Through this basic measurement, they can gain insight into signal details and...[Details]
1. Introduction
At present, most lighting equipment still uses traditional energy for lighting. Making full use of solar energy as the energy supply for lighting equipment is of great si...[Details]
1. With the development of modern industry and the continuous improvement of automation, some medium and large control systems have been greatly facilitated, which not only makes control easier, bu...[Details]
Overview:
This paper introduces a method of connecting a CAN-bus network with Ethernet to form a medium-sized remote monitoring/data transmission network.
CAN (Controller Area Network) is ...[Details]
Since the No. 4 blast furnace of Handan Iron and Steel was put into operation in 1993, its external equipment has been seriously aged, and the original PLC control system TDC3000 of the hot blast furn...[Details]
The potentiometer is an adjustable electronic component. The main functions of the potentiometer in the circuit are as follows:
1. Used as a voltage divider
A potentiometer is a continuou...[Details]
Many battery-powered systems require a visual indicator to show when the battery needs to be replaced. LEDs are commonly used for this purpose, but they consume at least 10mA of current. This con...[Details]
At very low temperatures, certain metals and alloys lose their resistance to electric
current
and become
superconductors
. Two parameters that are often measured are the transition ...[Details]
System Overview
The system consists of a signal preprocessing circuit, a single-chip computer AT89C2051, a systematic LED display module, a serial port data storage circuit and system software...[Details]
1. Proposal of
reconfigurable
measurement and control system
The measurement and control system generally refers to a system based on
computers
to realize data acquisition a...[Details]
The DisplayPort interface standard is approved by the Video Electronics Standards Association (VESA) to provide an open, scalable standard for the entire industry. The development of DisplayPort ca...[Details]
A stepper motor is an electromagnetic mechanical device that converts an electrical pulse signal into an angular displacement or a linear displacement. The stability and reliability of a stepper mo...[Details]
One in five car failures are caused by batteries, a problem that will become more serious in the coming years as electric-by-wire, start/stop engine management and hybrid (electric/gas) vehicles be...[Details]
Automotive Electronics
京公网安备 11010802033920号
EEWORLD
