MCP1403/4/5
4.5A Dual High-Speed Power MOSFET Drivers
Features
• High Peak Output Current: 4.5A (typ.)
• Low Shoot-Through/Cross-Conduction Current in
Output Stage
• Wide Input Supply Voltage Operating Range:
- 4.5V to 18V
• High Capacitive Load Drive Capability:
- 2200 pF in 15 ns
- 5600 pF in 34 ns
• Short Delay Times: 40 ns (typ.)
• Low Supply Current:
- With Logic ‘1’ Input – 1.0 mA (typ.)
- With Logic ‘0’ Input – 150 µA (typ.)
• Latch-Up Protected: Will Withstand 1.5A Reverse
Current
• Logic Input Will Withstand Negative Swing
Up To 5V
• Packages: 8-Pin SOIC, PDIP, 8-Pin 6x5 DFN,
and 16-Pin SOIC
General Description
The MCP1403/4/5 are a family of dual-inverting, dual-
non-inverting, or complimentary output drivers. They
can delivery high peak currents of 4.5A typically into
capacitive loads. These devices also feature low shoot-
through current, matched rise/fall times and
propagation delays.
The MCP1403/4/5 drivers operate from a 4.5V to 18V
single power supply and can easily charge and
discharge 2200 pF gate capacitance in under 15 ns
(typ). They provide low enough impedances in both the
on and off states to ensure the MOSFETs intended
state will not be affected, even by large transients. The
input to the MCP1403/4/5 may be driven directly from
either TTL or CMOS (3V to 18V).
The MCP1403/4/5 dual-output 4.5A driver family is
offered in both surface-mount and pin-through-hole
packages with a -40
o
C to +125
o
C temperature rating.
The low thermal resistance of the thermally enhanced
DFN package allows for greater power dissipation
capability for driving heavier capacitive or resistive
loads.
These devices are highly latch-up resistant under any
conditions within their power and voltage ratings. They
are not subject to damage when up to 5V of noise
spiking (of either polarity) occurs on the ground pin. All
terminals are fully protect against Electrostatic
Discharge (ESD) up to 4 kV.
Applications
•
•
•
•
Switch Mode Power Supplies
Pulse Transformer Drive
Line Drivers
Motor and Solenoid Drive
Package Types
MCP1404
8-Pin
MCP1405
MCP1403
PDIP/SOIC
NC
IN A
GND
IN B
1
2
3
4
8
7
6
5
16-Pin SOIC
NC
IN A
NC
GND
GND
NC
IN B
NC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
MCP1404
MCP1403
MCP1405
NC
OUT A
OUT A
V
DD
V
DD
OUT B
OUT B
NC
NC
OUT A
OUT A
V
DD
V
DD
OUT B
OUT B
NC
NC
OUT A
OUT A
V
DD
V
DD
OUT B
OUT B
NC
NC
OUT A
V
DD
OUT B
NC
OUT A
V
DD
OUT B
NC
OUT A
V
DD
OUT B
8-Pin DFN
(2)
NC
1
IN A
2
GND
3
IN B
4
8
7
6
5
MCP1404
MCP1403
MCP1405
NC
OUT A
V
DD
OUT B
NC
OUT A
V
DD
OUT B
NC
OUT A
V
DD
OUT B
Note 1:
Duplicate pins must both be connected for
proper operation.
2:
Exposed pad of the DFN package is electrically
isolated.
©
2006 Microchip Technology Inc.
DS22022A-page 1
MCP1403/4/5
Functional Block Diagram
(1)
Inverting
730 µA
300 mV
Output
V
DD
Input
Effective
Input C = 20 pF
(Each Input)
GND
4.7V
Non-inverting
MCP1403 Dual Inverting
MCP1404 Dual Non-inverting
MCP1405 Inverting / Non-inverting
Note 1:
Unused inputs should be grounded.
DS22022A-page 2
©
2006 Microchip Technology Inc.
MCP1403/4/5
1.0
ELECTRICAL
CHARACTERISTICS
†
Notice:
Stresses above those listed under "Maximum
Ratings" may cause permanent damage to the device. This is
a stress rating only and functional operation of the device at
those or any other conditions above those indicated in the
operational sections of this specification is not intended.
Exposure to maximum rating conditions for extended periods
may affect device reliability.
Absolute Maximum Ratings †
Supply Voltage ................................................................+20V
Input Voltage ............................... (V
DD
+ 0.3V) to (GND – 5V)
Input Current (V
IN
>V
DD
)................................................50 mA
DC CHARACTERISTICS (NOTE 2)
Electrical Specifications:
Unless otherwise indicated, T
A
= +25°C, with 4.5V
≤
V
DD
≤
18V.
Parameters
Input
Logic ‘1’, High Input Voltage
Logic ‘0’, Low Input Voltage
Input Current
Input Voltage
Output
High Output Voltage
Low Output Voltage
Output Resistance, High
Output Resistance, Low
Peak Output Current
Latch-Up Protection With-
stand Reverse Current
Switching Time (Note 1)
Rise Time
Fall Time
Delay Time
Delay Time
Power Supply
Supply Voltage
Power Supply Current
Note 1:
2:
V
DD
I
S
I
S
4.5
—
—
—
1.0
0.15
18.0
2.0
0.25
V
mA
mA
V
IN
= 3V (Both Inputs)
V
IN
= 0V (Both Inputs)
t
R
t
F
t
D1
t
D2
—
—
—
—
15
18
40
40
28
28
48
48
ns
ns
ns
ns
Figure 4-1, Figure 4-2
C
L
= 2200 pF
Figure 4-1, Figure 4-2
C
L
= 2200 pF
Figure 4-1, Figure 4-2
Figure 4-1, Figure 4-2
V
OH
V
OL
R
OH
R
OL
I
PK
I
REV
V
DD
– 0.025
—
—
—
—
—
—
—
2.2
2.8
4.5
>1.5
—
0.025
3.0
3.5
—
—
V
V
Ω
Ω
A
A
DC Test
DC Test
I
OUT
= 10 mA, V
DD
= 18V
I
OUT
= 10 mA, V
DD
= 18V
V
DD
=
18V
(Note 2)
Duty cycle
≤
2%, t
≤
300 µsec.
V
IH
V
IL
I
IN
V
IN
2.4
—
–1
-5
1.5
1.3
—
—
—
0.8
1
V
DD
+0.3
V
V
µA
V
0V
≤
V
IN
≤
V
DD
Sym
Min
Typ
Max
Units
Conditions
Switching times ensured by design.
Tested during characterization, not production tested.
©
2006 Microchip Technology Inc.
DS22022A-page 3
MCP1403/4/5
DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE)
Electrical Specifications:
Unless otherwise indicated, operating temperature range with 4.5V
≤
V
DD
≤
18V.
Parameters
Input
Logic ‘1’, High Input Voltage
Logic ‘0’, Low Input Voltage
Input Current
Output
High Output Voltage
Low Output Voltage
Output Resistance, High
Output Resistance, Low
Switching Time (Note 1)
Rise Time
Fall Time
Delay Time
Delay Time
Power Supply
Power Supply Current
Note 1:
2:
I
S
—
—
2.0
0.2
3.0
0.3
mA
V
IN
= 3V (Both Inputs)
V
IN
= 0V (Both Inputs)
t
R
t
F
t
D1
t
D2
—
—
—
—
25
25
50
50
40
40
65
65
ns
ns
ns
ns
Figure 4-1, Figure 4-2
C
L
= 2200 pF
Figure 4-1, Figure 4-2
C
L
= 2200 pF
Figure 4-1, Figure 4-2
Figure 4-1, Figure 4-2
V
OH
V
OL
R
OH
R
OL
V
DD
– 0.025
—
—
—
—
—
3.1
3.7
—
0.025
6.0
7
V
V
Ω
Ω
DC TEST
DC TEST
I
OUT
= 10 mA, V
DD
= 18V
I
OUT
= 10 mA, V
DD
= 18V
V
IH
V
IL
I
IN
2.4
—
–10
—
—
—
—
0.8
+10
V
V
µA
0V
≤
V
IN
≤
V
DD
Sym
Min
Typ
Max
Units
Conditions
Switching times ensured by design.
Tested during characterization, not production tested.
TEMPERATURE CHARACTERISTICS
Electrical Specifications:
Unless otherwise noted, all parameters apply with 4.5V
≤
V
DD
≤
18V.
Parameters
Temperature Ranges
Specified Temperature Range
Maximum Junction Temperature
Storage Temperature Range
Package Thermal Resistances
Thermal Resistance, 8L-6x5 DFN
Thermal Resistance, 8L-PDIP
Thermal Resistance, 8L-SOIC
Thermal Resistance, 16L-SOIC
θ
JA
θ
JA
θ
JA
θ
JA
—
—
—
—
33.2
125
155
155
—
—
—
—
°C/W
°C/W
°C/W
°C/W
4-Layer JC51-7 Standard
Board, Natural Convection
Typical four-layer board with
vias to ground plane
T
A
T
J
T
A
–40
—
–65
—
—
—
+125
+150
+150
°C
°C
°C
Sym
Min
Typ
Max
Units
Conditions
DS22022A-page 4
©
2006 Microchip Technology Inc.
MCP1403/4/5
2.0
Note:
TYPICAL PERFORMANCE CURVES
The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein are
not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
Note:
Unless otherwise indicated, T
A
= +25°C with 4.5V <= V
DD
<= 18V.
100
90
80
Rise Time (ns)
70
60
50
40
30
20
10
4
6
8
10
12
14
16
18
Supply Voltage (V)
1800 pF
6800 pF
100
90
Fall Time (ns)
4700 pF
2200 pF
6800 pF
4700 pF
2200 pF
80
70
60
50
40
30
20
10
4
6
1800 pF
8
10
12
14
16
18
Supply Voltage (V)
FIGURE 2-1:
Voltage.
80
70
Rise Time (ns)
Rise Time vs. Supply
FIGURE 2-4:
Voltage.
100
90
80
Fall Time (ns)
Fall Time vs. Supply
60
50
40
30
20
10
1000
Capacitive Load (pF)
18V
12V
5V
70
60
50
40
30
20
18V
5V
12V
10000
10
1000
Capacitive Load (pF)
10000
FIGURE 2-2:
Load.
24
22
Time (ns)
20
18
16
14
12
-40 -25 -10
5
t
RISE
t
FALL
Rise Time vs. Capacitive
FIGURE 2-5:
Load.
160
Propagation Delay (ns)
135
110
85
60
t
D2
Fall Time vs. Capacitive
C
LOAD
= 1800 pF
V
DD
= 12V
C
LOAD
= 1800 pF
t
D1
35
20 35 50 65 80 95 110 125
Temperature ( C)
o
2
3
4
5
6
7
8
9
10
Input Amplitude (V)
FIGURE 2-3:
Temperature.
Rise and Fall Times vs.
FIGURE 2-6:
Amplitude.
Propagation Delay vs. Input
©
2006 Microchip Technology Inc.
DS22022A-page 5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
