EEWORLDEEWORLDEEWORLD

Part Number

Search

M1034

Description
VCSO BASED CLOCK PLL WITH AUTOSWITCH
File Size199KB,14 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

M1034 Overview

VCSO BASED CLOCK PLL WITH AUTOSWITCH

Integrated
Circuit
Systems, Inc.
Product Data Sheet
M1033/34
VCSO B
ASED
C
LOCK
PLL
WITH
A
UTO
S
WITCH
P
IN
A
SSIGNMENT
(9 x 9 mm SMT)
MR_SEL3
GND
NC
DIF_REF0
nDIF_REF0
REF_SEL
DIF_REF1
nDIF_REF1
VCC
MR_SEL2
MR_SEL0
MR_SEL1
LOR
NBW
VCC
DNC
DNC
DNC
27
26
25
24
23
22
21
20
19
G
ENERAL
D
ESCRIPTION
The M1033/34 is a VCSO (Voltage Controlled SAW
Oscillator) based clock jitter
attenuator PLL designed for clock
jitter attenuation and frequency
translation. The device is ideal for
generating the transmit reference
clock for optical network systems
supporting up to 2.5Gb data rates.
It can serve to jitter attenuate a
stratum reference clock or a recovered clock in loop
timing mode. The M1033/34 module includes a
proprietary SAW (surface acoustic wave) delay line as
part of the VCSO. This results in a high frequency,
high-Q, low phase noise oscillator that assures low
intrinsic output jitter.
Integrated SAW delay line; low phase jitter of < 0.5ps
rms, typical (12kHz to 20MHz)
Output frequencies of 62.5 to 175 MHz
(Specify VCSO output frequency at time of order)
LVPECL clock output (CML and LVDS options available)
Reference clock inputs support differential LVDS,
LVPECL, as well as single-ended LVCMOS, LVTTL
Loss of Reference (LOR) output pin; Narrow Bandwidth
control input (NBW pin)
AutoSwitch (AUTO pin) - automatic (non-revertive)
reference clock reselection upon clock failure
Acknowledge pin (REF_ACK pin) indicates the actively
selected reference input
Phase Build-out only upon MUX reselection option
(PBOM)
Pin-selectable feedback and reference divider ratios
Single 3.3V power supply
Small 9 x 9 mm SMT (surface mount) package
28
29
30
31
32
33
34
35
36
M1033
M1034
(Top View)
18
17
16
15
14
13
12
11
10
P_SEL0
P_SEL1
nFOUT
FOUT
GND
REF_ACK
AUTO
VCC
GND
F
EATURES
Figure 1: Pin Assignment
Example I/O Clock Frequency Combinations
Using
M1033-11-155.5200 or M1034-11-155.5200
Input Reference
Clock (MHz)
(M1033)
(M1034)
GND
GND
GND
OP_IN
nOP_OUT
nVC
VC
OP_OUT
nOP_IN
1
2
3
4
5
6
7
8
9
PLL Ratio
(Pin Selectable)
(M1033)
(M1034)
Output Clock
(MHz)
(Pin Selectable)
19.44 or 38.88
77.76
155.52
622.08
8 or 4
2
1
0.25
155.52
or
77.76
Table 1: Example I/O Clock Frequency Combinations
S
IMPLIFIED
B
LOCK
D
IAGRAM
M1033/34
NBW
MUX
Loop Filter
DIF_REF0
nDIF_REF0
Activity
Detector
0
PLL
Phase
Detector
R Div
DIF_REF1
nDIF_REF1
Activity
Detector
1
0
1
VCSO
LOR
REF_ACK
Auto
Ref Sel
M Divider
P Divider
(1, 2, or TriState)
TriState
FOUT
nFOUT
REF_SEL
AUTO
MR_SEL3:0
P_SEL1:0
4
2
1
0
M / R Divider
LUT
P Divider
LUT
Figure 2: Simplified Block Diagram
M1033/34 Datasheet Rev 1.0
M1033/34 VCSO Based Clock PLL with AutoSwitch
Revised 07Apr2005
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
Networking & Communications
w w w. i c s t . c o m
tel (508) 852-5400

M1034 Related Products

M1034 M1033 M1033-11-155.5200 M1033-11I155.5200 M1034-11I155.5200 M1034-11-156.2500 M1034-11I156.2500 M1033-11I156.2500 M1034-11-155.5200 M1033-11-156.2500
Description VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH
[Silicon Labs BG22-EK4108A Bluetooth Development Evaluation] 2. Development Environment Construction and Demo Examples
Open Simplicity Studio V5 After connecting to the development board, the Jlink device can be automatically detected After clicking start, the development board can be detectedSo, create a new project ...
kit7828 Development Kits Review Area
Looking for AltiumDesigner video learning tutorial
Request AltiumDesigner video learning tutorial {:1_102:}...
18782221135 PCB Design
Transformer circuit question
I want to control the voltage switch at both ends of jp2 by controlling mosfet Q2. The switching voltage of mosfet Q2 is 5V. The problem is that this 5V is relative to the ground of the power supply, ...
guojimilan11 Analog electronics
Hiring embedded software engineer
Headhunting position [Guangzhou] Job responsibilities: 1. Responsible for the embedded single-chip microcomputer system software development of power intelligent wireless sensor terminals; 2. Particip...
ff318421749 Recruitment
ALSA audio driver problem on s3c2440 platform
I am porting the audio driver for S3C2440 platform recently. The sound card chip is Philips UDA1341. The driver based on OSS has been ported and can play and record normally, but there are some proble...
crt689 Embedded System
How to understand “Success cannot be taught, but effectiveness can be learned”?
A classic management quote. Everyone is welcome to comment on this quote and share your insights and thoughts with everyone!...
eeleader Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2131  901  2166  460  2624  43  19  44  10  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号