EEWORLDEEWORLDEEWORLD

Part Number

Search

M1034-11-155.5200

Description
VCSO BASED CLOCK PLL WITH AUTOSWITCH
File Size199KB,14 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

M1034-11-155.5200 Overview

VCSO BASED CLOCK PLL WITH AUTOSWITCH

Integrated
Circuit
Systems, Inc.
Product Data Sheet
M1033/34
VCSO B
ASED
C
LOCK
PLL
WITH
A
UTO
S
WITCH
P
IN
A
SSIGNMENT
(9 x 9 mm SMT)
MR_SEL3
GND
NC
DIF_REF0
nDIF_REF0
REF_SEL
DIF_REF1
nDIF_REF1
VCC
MR_SEL2
MR_SEL0
MR_SEL1
LOR
NBW
VCC
DNC
DNC
DNC
27
26
25
24
23
22
21
20
19
G
ENERAL
D
ESCRIPTION
The M1033/34 is a VCSO (Voltage Controlled SAW
Oscillator) based clock jitter
attenuator PLL designed for clock
jitter attenuation and frequency
translation. The device is ideal for
generating the transmit reference
clock for optical network systems
supporting up to 2.5Gb data rates.
It can serve to jitter attenuate a
stratum reference clock or a recovered clock in loop
timing mode. The M1033/34 module includes a
proprietary SAW (surface acoustic wave) delay line as
part of the VCSO. This results in a high frequency,
high-Q, low phase noise oscillator that assures low
intrinsic output jitter.
Integrated SAW delay line; low phase jitter of < 0.5ps
rms, typical (12kHz to 20MHz)
Output frequencies of 62.5 to 175 MHz
(Specify VCSO output frequency at time of order)
LVPECL clock output (CML and LVDS options available)
Reference clock inputs support differential LVDS,
LVPECL, as well as single-ended LVCMOS, LVTTL
Loss of Reference (LOR) output pin; Narrow Bandwidth
control input (NBW pin)
AutoSwitch (AUTO pin) - automatic (non-revertive)
reference clock reselection upon clock failure
Acknowledge pin (REF_ACK pin) indicates the actively
selected reference input
Phase Build-out only upon MUX reselection option
(PBOM)
Pin-selectable feedback and reference divider ratios
Single 3.3V power supply
Small 9 x 9 mm SMT (surface mount) package
28
29
30
31
32
33
34
35
36
M1033
M1034
(Top View)
18
17
16
15
14
13
12
11
10
P_SEL0
P_SEL1
nFOUT
FOUT
GND
REF_ACK
AUTO
VCC
GND
F
EATURES
Figure 1: Pin Assignment
Example I/O Clock Frequency Combinations
Using
M1033-11-155.5200 or M1034-11-155.5200
Input Reference
Clock (MHz)
(M1033)
(M1034)
GND
GND
GND
OP_IN
nOP_OUT
nVC
VC
OP_OUT
nOP_IN
1
2
3
4
5
6
7
8
9
PLL Ratio
(Pin Selectable)
(M1033)
(M1034)
Output Clock
(MHz)
(Pin Selectable)
19.44 or 38.88
77.76
155.52
622.08
8 or 4
2
1
0.25
155.52
or
77.76
Table 1: Example I/O Clock Frequency Combinations
S
IMPLIFIED
B
LOCK
D
IAGRAM
M1033/34
NBW
MUX
Loop Filter
DIF_REF0
nDIF_REF0
Activity
Detector
0
PLL
Phase
Detector
R Div
DIF_REF1
nDIF_REF1
Activity
Detector
1
0
1
VCSO
LOR
REF_ACK
Auto
Ref Sel
M Divider
P Divider
(1, 2, or TriState)
TriState
FOUT
nFOUT
REF_SEL
AUTO
MR_SEL3:0
P_SEL1:0
4
2
1
0
M / R Divider
LUT
P Divider
LUT
Figure 2: Simplified Block Diagram
M1033/34 Datasheet Rev 1.0
M1033/34 VCSO Based Clock PLL with AutoSwitch
Revised 07Apr2005
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
Networking & Communications
w w w. i c s t . c o m
tel (508) 852-5400

M1034-11-155.5200 Related Products

M1034-11-155.5200 M1033 M1033-11-155.5200 M1033-11I155.5200 M1034 M1034-11I155.5200 M1034-11-156.2500 M1034-11I156.2500 M1033-11I156.2500 M1033-11-156.2500
Description VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH VCSO BASED CLOCK PLL WITH AUTOSWITCH
#Meet friends by disassembling# Disassembling Seagate 320g, 2.5-inch hard drive
[font=Impact][size=5] This is a picture I took out of a mobile hard drive. On a sunny afternoon, it suddenly stopped working and I put it in a box. I was sorting things out today and found it. I took ...
shihuntaotie Making friends through disassembly
Why do we need to indicate the design version when placing an order for AD designed PCB?
Because there are too many AD versions, it is easy to make mistakes when exporting gerber files due to version compatibility issues. For safety reasons, it is recommended to provide gerber files, or i...
捷多邦PCB技术 PCB Design
Regarding the problem of receiving FPGA configuration files via a microcontroller serial port, I hope you can give me some advice.
Dear experts, I have a question to ask. I was recently assigned to make a small thing. The purpose is to send several FPGA configuration files to the microcontroller through the serial port. After rec...
double.chen Embedded System
[Open Source] Development Environment Construction Tutorial - Crazy Shell ARM Dual Processor Development Board Series
Table of contents IntroductionSection 1MDK5.11aSection 2JLINK Driver InstallationSection 3USB to Serial Driver InstallationSection 4Serial Port Debugging AssistantIntroduction This document mainly int...
fengke 51mcu
The weak-current part of the drive system is measured with a multimeter, but are there any special tools to measure the strong-current part that carries power?
The weak current part of the drive system is measured with a multimeter, but are there any special tools to measure the strong current part of the power system? For example, the power converter part...
西里古1992 Analog electronics
I2C hardware data transfer
Use 169 as the host to send data, and then use 5529 to receive data. Now I find that 169 is sending data, but I can't enter the interrupt of receiving data in 5529. Pull-up resistors have also been ad...
下雨天不洗澡 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2033  386  1530  746  1178  41  8  31  16  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号