EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01KG-0050CDI8

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3QV01KG-0050CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01KG-0050CDI8 - - View Buy Now

8N3QV01KG-0050CDI8 Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N3QV01KG-0050CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
RoHSN
ProductVCXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingCut Tape
PackagingReel
Factory Pack Quantity1000
Unit Weight0.006562 oz
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
【Design Tools】Latest information on Xilinx automotive electronics
1. Automotive driver assistance systems : using the processing power of FGPA . 2. Graphics revolution in automotive instrument design using FPGA ....
GONGHCU FPGA/CPLD
About the problem of calling MediaPlayer control in Windows Mobile 5.0! Urgent!
I am now calling mediaplayer in Windows Mobile 5.0 to play video and audio! Playing, pausing, etc. are all fine through interfaces such as IWMPPlayer and IWMPControls! The problem now is that when I c...
fdsa235236 Embedded System
Where can I find the delay parameters of the FPGA in the calculation of the SDRAM clock phase shift?
The calculation formula for SDRAM clock phase shift is given in Altera's official manual Embedded Peripheral IP User Guide. The document says that the FPGA delay parameters are in the compiled file, b...
jiabujia FPGA/CPLD
The latest arrangements and precautions for the 2013 National Games
[i=s] This post was last edited by paulhyde on 2014-9-15 03:39 [/i]...
kjxz2011 Electronics Design Contest
ARM7&9 Instruction Set User Guide
ARM7&9 instruction set user guide, share it. Welcome everyone to support it. :lol...
longtianch ARM Technology
Can anyone help explain the concept of short message class?
[color=#008000]First, let's briefly explain the concept of short message class: According to the designated storage location, short messages are divided into four classes: class 0 - 3. You can also sp...
dudu_002 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2813  2788  2191  360  102  57  45  8  3  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号