The HY57V561620B-I is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require
large memory density and high bandwidth. HY57V561620B is organized as 4banks of 4,194,304x16.
HY57V561620B-I is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by
a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or
write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
•
•
•
Single 3.3±0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of sys-
tem clock
Data mask function by UDQM, LDQM
Internal four banks operation
•
•
•
•
•
Auto refresh and self refresh
8192 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
•
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
Ambient Temperature : - 40 ~ 85
°C
•
•
ORDERING INFORMATION
Part No.
HY57V561620BT-6I
HY57V561620BT-KI
HY57V561620BT-HI
HY57V561620BT-8I
HY57V561620BT-PI
HY57V561620BT-SI
HY57V561620BLT-6I
HY57V561620BLT-KI
HY57V561620BLT-HI
HY57V561620BLT-8I
HY57V561620BLT-PI
HY57V561620BLT-SI
Clock Frequency
166MHz
133MHz
133MHz
125MHz
100MHz
100MHz
166MHz
133MHz
133MHz
125MHz
100MHz
100MHz
Power
Organization
Interface
Package
Normal
4Banks x 4Mbits x16
LVTTL
400mil 54pin TSOP II
Low power
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for
use of circuits described. No patent licenses are implied.
Rev.1.3 / Apr. 2003
1
HY57V561620B(L)T-I
PIN CONFIGURATION
V
DD
DQ0
V
DDQ
DQ1
DQ2
V
SSQ
DQ3
DQ4
V
DDQ
DQ5
DQ6
V
SSQ
DQ7
V
DD
LDQM
/WE
/CAS
/RAS
/CS
BA0
BA1
A10/AP
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SSQ
DQ14
DQ13
V
DDQ
DQ12
DQ11
V
SSQ
DQ10
DQ9
V
DDQ
DQ8
V
SS
NC
UDQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
54pin TSOP II
400mil x 875mil
0.8mm pin pitch
PIN DESCRIPTION
PIN
CLK
CKE
CS
BA0, BA1
A0 ~ A12
Clock
Clock Enable
Chip Select
Bank Address
Address
Row Address Strobe,
Column Address Strobe,
Write Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
No Connection
PIN NAME
DESCRIPTION
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
Enables or disables all inputs except CLK, CKE, UDQM and LDQM
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
[font=微软雅黑][size=3]My classmates were discussing going to Japan to buy a rice cooker. I had never heard of it before, so I went to join in the fun. They said that the rice cooker used IH heating techn...
1. The failure condition is as follows: The driver installation is correct (the board is automatically installed when the USB is plugged in): http://img.blog.csdn.net/20161116082819803 The MCU selecte...
With its many advantages such as simple construction, flexible application, and convenient maintenance, it has become the most popular device in modern wireless monitoring systems. As we all know, wir...
I have never used GMS before, and I am currently developing a project that requires GSM text messages. I have a GSM module document, but it does not contain any information about the remaining balance...
Confusion about IO0PIN instruction I was debugging a keyboard program (LPC2103) recently, and used the IO0PIN read port instruction (it is said that this is a bug in the Philips series). I found that ...
This is not actually a development board, but a nearly finished product (nearly finished means that the development process has been completed, but it has not yet entered the market)But the resources ...
Talking
京公网安备 11010802033920号
EEWORLD
