TSPC603R datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > TSPC603R

Preview

TSPC603R: DescriptionPowerPC 603e RISC Microprocessor Family PID7t-603e; File Size514KB，58 Pages; ManufacturerAtmel (Microchip)

Download Datasheet View All

TSPC603R Overview

PowerPC 603e RISC Microprocessor Family PID7t-603e

Preview

Download Datasheet

View All

Features

•

Superscalar (3 Instructions per Clock Peak)

Dual 16 KB Caches

Selectable Bus Clock

32-bit Compatibility PowerPC Implementation

On-chip Debug Support

Nap, Doze and Sleep Power Saving Modes

Device Offered in Cerquad, CBGA 255, HiTCE CBGA 255 and CI-CGA 255

Features Specific to CBGA 255, HiTCE CBGA 255 and CI-CGA 255

•

7.4 SPECint95, 6.1 SPECfp95 at 300 MHz (Estimated)

Typically = 3.5W (266 MHz), Full Operating Conditions

Branch Folding

64-bit Data Bus (32-bit Data Bus Option)

4-Gbytes Direct Addressing Range

Pipelined Single/Double Precision Float Unit

IEEE 754 Compatible FPU

IEEE P 1149-1 Test Mode (JTAG/C0P)

INT

Max = 300 MHz

BUS

Max = 75 MHz

Compatible CMOS Input/TTL Output

PowerPC

603e

RISC

Microprocessor

Family

PID7t-603e

TSPC603R

Features Specific to Cerquad

•

5.6 SPECint95, 4 SPECfp95 and 200 MHz (Estimated)

•

Typically = 2.5W (200 MHz), Full Operating Conditions

1. Description

The PID7t-603e implementation of the PowerPC 603e (renamed after the 603R) is a

low-power implementation of the Reduced Instruction Set Computer (RISC) micropro-

cessor PowerPC family. The 603R is pin-to-pin compatible with the PowerPC 603e

and 603P in a Cerquad package. The 603R implements 32-bit effective addresses,

integer data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits.

The 603R is a low-power 2.5/3.3V design and provides four software controllable

power-saving modes. This device is a superscalar processor capable of issuing and

retiring as many as three instructions per clock. Instructions can be executed in any

order for increased performance, but, the 603R makes completion appear sequential.

It integrates five execution units and is able to execute five instructions in parallel.

The 603R provides independent on-chip, 16-Kbyte, four-way set-associative, physi-

cally addressed caches for instructions and data, as well as on-chip instructions, and

data Memory Management Units (MMUs). The MMUs contain 64-entry, two-way

set-associative, data and instruction translation look aside buffers that provide support

for demand-paged virtual memory address translation and variable-sized block trans-

lation. The 603R has a selectable 32- or 64-bit data bus and a 32-bit address bus. The

interface protocol allows multiple masters to compete for system resources through a

central external arbiter. The device supports single-beat and burst data transfers for

memory accesses, and supports memory-mapped I/Os.

Rev. 5410B–HIREL–09/05

• a Load/Store Unit (LSU)

• a System Register Unit (SRU)

The ability to execute five instructions in parallel and the use of simple instructions with rapid

execution times yield high efficiency and throughput for 603R-based systems. Most integer

instructions execute in one clock cycle. The FPU is pipelined so a single-precision multiply-add

instruction can be issued every clock cycle.

The 603R provides independent on-chip, 16 Kbyte, four-way set-associative, physically

addressed caches for instructions and data, as well as on-chip instruction and data Memory

Management Units (MMUs). The MMUs contain 64-entry, two-way set-associative, Data and

Instruction Translation Lookaside Buffers (DTLB and ITLB) that provide support for

demand-paged virtual memory address translation and variable-sized block translation. The

TLBs and caches use a Least Recently Used (LRU) replacement algorithm. The 603R also sup-

ports block address translation through the use of two independent Instruction and Data Block

Address Translation (IBAT and DBAT) arrays of four entries each. Effective addresses are com-

pared simultaneously with all four entries in the BAT array during block translation. In

accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT

array, the BAT translation has priority.

The 603R has a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603R interface

protocol allows multiple masters to compete for system resources through a central external

arbiter. The 603R provides a three-state coherency protocol that supports the exclusive, modi-

fied, and invalid cache states. This protocol is a compatible subset of the MESI

(Modified/Exclusive/Shared/Invalid) four-state protocol and operates coherently in systems that

contain four-state caches. The 603R supports single-beat and burst data transfers for memory

accesses, and supports memory-mapped I/Os.

The 603R uses an advanced, 0.29 µm 5-metal-layer CMOS process technology and maintains

full interface compatibility with TTL devices.

5. Signal Description

Figure 5-1 on page 5, Table 10-5

and

Table 10-6 on page 20

describe the signals on the

TSPC603R and indicate signal functions. The test signals, TRST, TMS, TCK, TDI and TDO,

comply with the subset P-1149.1 of the IEEE testability bus standard.

The three signals LSSD_MODE, LI_TSTCLK and L2_TSTCLK are test signals for factory use

only and must be pulled up to V

for normal machine operations.

TSPC603R

5410B–HIREL–09/05

Recommended Resources

Combination of source ground and emitter follower

Micropower low dropout adjustable integrated voltage regulator application circuit 06

Four-loop transistor pulse power supply circuit

Aide CFXB series popular single-lamp thermal insulation automatic rice cooker circuit diagram

Flashlight control model motor circuit

Diode AND gate decoding circuit (2)

To learn DSP, you need to know the DSP startup process!: TI supports many ways of booting, such as internal RAM (SARAM), flash, SCI, SPI, etc. But no matter which booting method is used, it follows the following process. http://img.my.csdn.net/uploads/20121...; fish001 Microcontroller MCU

Problems with evc using ado to connect to the database: In VC6, when developing ADO database programs, the following sentence should be used: #import "c:\program files\common files\system\ado\msado15.dll " no_namespace rename( "EOF ", "adoEOF ") In EVC, an...; zxpgreentea Embedded System

Research on audio conference signal synthesis algorithm based on DSP: [size=4]With the continuous development of digital signal processing (DSP) algorithms and chip processing capabilities as well as the optimization of communication network structure, modern communicat...; Jacktang DSP and ARM Processors

Hercules series development process and ECC function usage learning: Hercules development process 1. Use HALCoGen to generate code according to the set configuration. To use HALCoGen to generate code, please refer to the post in this forum https://bbs.eeworld.com.cn/th...; anvy178 Microcontroller MCU

Ask everyone a strange question!!! About Neumann rounding~~~~~: I didn't pay close attention to it before, but I discovered it by accident today!!!!!!!!!!!!! The book says that no matter whether the discarded bit is 0 or 1, the last bit left should always be 1. I ...; wyy123 Embedded System

Is it possible to use write() to write unsigned char data to the serial port?: Can write() write unsigned char data to the serial port? It seems that it can only write char data. I need to write decimal 128 (0x80) to the serial port. What should I do? Thank you for your guidance...; xubin0422414 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components