GS842Z18AB-166 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> GS842Z18AB-166

GS842Z18AB-166: Description4Mb Pipelined and Flow Through Synchronous NBT SRAMs; Categorystorage storage; File Size524KB，30 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/

Download Datasheet Parametric View All

GS842Z18AB-166 Overview

4Mb Pipelined and Flow Through Synchronous NBT SRAMs

GS842Z18AB-166 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	GSI Technology
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	compli
ECCN code	3A991.B.2.A
Maximum access time	8.5 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	4718592 bi
Memory IC Type	ZBT SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.99 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

GS842Z18/36AB-180/166/150/100

119-Bump BGA

Commercial Temp

Industrial Temp

Features

• 256K x 18 and 128K x 36 configurations

• User configurable Pipeline and Flow Through mode

• NBT (No Bus Turn Around) functionality allows zero wait

read-write-read bus utilization

• Fully pin compatible with both pipelined and flow through

NtRAM™, NoBL™ and ZBT™ SRAMs

• Pin-compatible with 2M, 8M, and 16M devices

• 3.3 V +10%/–10% core power supply

• 2.5 V or 3.3 V I/O supply

• LBO pin for Linear or Interleave Burst mode

• Byte write operation (9-bit Bytes)

• 3 chip enable signals for easy depth expansion

• Clock Control, registered address, data, and control

• ZZ Pin for automatic power-down

• JEDEC-standard 119-bump BGA package

4Mb Pipelined and Flow Through

Synchronous NBT SRAMs

180 MHz–100 MHz

3.3 V V

2.5 V and 3.3 V V

DDQ

Because it is a synchronous device, address, data inputs, and

read/ write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

sleep mode enable (ZZ) and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

The GS842Z18/36AT may be configured by the user to

operate in Pipeline or Flow Through mode. Operating as a

pipelined synchronous device, in addition to the rising-edge-

triggered registers that capture input signals, the device

incorporates a rising-edge-triggered output register. For read

cycles, pipelined SRAM output data is temporarily stored by

the edge triggered output register during the access cycle and

then released to the output drivers at the next rising edge of

clock.

The GS842Z18/36AT is implemented with GSI's high

performance CMOS technology and is available in a JEDEC-

standard 119-bump BGA package.

Functional Description

The GS842Z18/36AB is a 4Mbit Synchronous Static SRAM.

GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other

pipelined read/double late write or flow through read/single

late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

Parameter Synopsis

Pipeline

3-1-1-1

Flow

Through

2-1-1-1

tCycle

–180

5.5 ns

3.2 ns

335 mA

8 ns

9.1 ns

210 mA

–166

6.0 ns

3.5 ns

310 mA

8.5 ns

10 ns

190 mA

–150

6.6 ns

3.8 ns

280 mA

10 ns

12 ns

165 mA

–100

10 ns

4.5 ns

190 mA

12 ns

15 ns

135 mA

Rev: 1.03 11/2004

1/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS842Z18/36AB-180/166/150/100

Functional Details

Clocking

Deassertion of the Clock Enable (CKE) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to

suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipelined Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle

read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device

activation is accomplished by asserting all three of the Chip Enable inputs (E

, E

and E

). Deassertion of any one of the Enable

inputs will deactivate the device.

Function

Read

Write Byte “a”

Write Byte “b”

Write Byte “c”

Write Byte “d”

Write all Bytes

Write Abort/NOP

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: CKE is asserted low, all three

chip enables (E1, E2, and E3) are active, the write enable input signal W is deasserted high, and ADV is asserted low. The address

presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control

logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At

the next rising edge of clock the read data is allowed to propagate through the output register and onto the Output pins.

Write operation occurs when the RAM is selected, CKE is active and the write input is sampled low at the rising edge of clock. The

Byte Write Enable inputs (B

, B

and B

) determine which bytes will be written. All or none may be activated. A write cycle

with no Byte Write inputs active is a no-op cycle. The Pipelined NBT SRAM provides double late write functionality, matching the

write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising

edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the

third rising edge of clock.

Flow through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a read cycle and the use

of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new

address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow

Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way as well, but differ in that the write pipeline is one cycle shorter as well, preserving

the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a

double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode,

address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising

edge of clock.

Rev: 1.03 11/2004

5/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Indoor noise detection circuit design

AX-320 DC arc welding machine circuit

Designed circuit

Class A power amplifier circuit

Jingyi ZGK-63L dual-function electronic disinfection cabinet circuit diagram

Video amplifier circuit: video amplifier board-5

Friends who have made Tetris, please come in and help!: What is the best rectangle size to hold the blocks? I don't know if I've expressed it clearly enough! I think 4x4 is enough, isn't the stick 4 squares?...; thelastzen Embedded System

Help with the use of interrupt return stack in ucos ii porting stm32: During the learning process, I saw this statement in the OS_CPU_PendSVHandler function: ORR LR, LR, #0x04; Make sure LR bit 2 is 1, and use the process stack after returning. The document also specifi...; s3737841 ARM Technology

Emitter follower problem: [i=s] This post was last edited by paulhyde on 2014-9-15 03:19 [/i] The 11-year LC resonant amplifier has to carry a 200-ohm load and finally output a 1V effective value. This requires the amplifier t...; lhl19891220 Electronics Design Contest

Urgent! Urgent! Where can I find the MAX1898 component in the proteus simulation charging circuit?: I am doing a proteus simulation of a battery charging circuit recently, but I can't find the MAX1898 component. Does anyone know how to get it? Where can I find it? Or does anyone have a model of this...; DavidChan 51mcu

I'm looking for advice on a drive and power amplifier circuit I designed.: Please help me, the purpose of my design is to drive a 1MHz ultrasonic transducer with an impedance of about 100 ohms, and the output power is required to be adjustable between 0w-20wI tried to use PW...; 有人走 Analog electronics

Instruction solution? ??? ??? ??? I am a novice, please give me some advice.: ANL TMOD ,#0FH ORL TMOD ,#00H MOV TH1，#0CH MOV TL1,#03H MOV IE,#00H SETB TR1 LOOP: JBC TF1,LOOP1 AJMP LOOP LOOP1: MOV TH1,#0FCH MOV TL1,#03H CPL P1.0 : ？ I’m a newbie. Why do we need to invert the out...; yankees TI Technology Forum

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components