Features
•
80C51 Compatible
– Two I/O Ports
– Two 16-bit Timer/Counters
– 256 bytes RAM
4 Kbytes ROM or 4 Kbytes Flash Program Memory
256 bytes EEPROM (Stack Die Packaging Technology on SO20 Package)
X2 Speed Improvement Capability (6 Clocks/Machine Cycle)
10-bit, 6 Channels A/D Converter
– One-channel with Progammable Gain and Rectifying Amplifier (Accuracy +/- 5%)
– Voltage Reference for A/D & External Analog
Hardware Watchdog Timer
Programmable I/O Mode: Standard C51, Input Only, Push-pull, Open Drain
Asynchronous Port Reset
Triple System Clock
– Crystal or Ceramic Oscillator (24 MHz)
– RC Oscillator (12 MHz), with Calibration Factor Using External R and C
(Accuracy +/- 3.5% with Ideal R and C)
– RC Oscillator, Low Power Consumption (12 MHz Low Accuracy)
– Programmable Prescaler
One PWM Unit Block With:
– 16-bits Programmable Counter
– 3 Independent Modules
One PWM Unit Block with:
– 16 bits Programmable Counter
– 1 Module
Interrupt Structure With:
– 7 Interrupt Sources,
– 4 interrupt Priority Levels
Power Control Modes:
– Idle Mode
– Power-down Mode
– Power Fail Detect, Power On Reset
– Quiet mode for A to D Conversion
Power Supply: 3 to 3.6V
Temperature Range: -40 to 85
o
C
Package: SO20, SO24 (upon request)
•
•
•
•
•
•
•
•
•
•
•
•
Low-pin-count
8-bit
microcontroller
with A/D
converter
AT83EB5114
AT89EB5114
•
•
•
Description
The AT8xEB5114 is a high performance version of the 80C51 8-bit microcontroller in a
Low Pin Count package.
The AT8xEB5114 retains all the features of the standard 80C51 with 4 Kbytes pro-
gram memory, 256 bytes of internal RAM, a 7-source, 4-level interrupt system, an on-
chip oscillator and two timers/counters. AT8xEB5114 may include a serial two wire
interface EEPROM housed together with the microcontroller die in the same package.
The AT8xEB5114 is dedicated for analog interfacing applications. For this, it has a 10-
bit, 6 channels A/D converter and two PWM units; these PWM blocks provide PWM
generation with variable frequency and pulse width.
In addition, the AT8xEB5114 has a Hardware Watchdog Timer and an X2 speed
improvement mechanism. The X2 feature allows to keep the same CPU power at a
divided by two oscillator frequency. The prescaler allows to decrease CPU and periph-
erals clock frequency. The fully static design of the AT8xEB5114 allows to reduce
system power consumption by bringing the clock frequency down to any value, even
DC, without loss of data.
Rev. 4311A–8051–01/05
1
The AT8xEB5114 has 3 software-selectable modes of reduced activity for further reduc-
tion in power consumption. In idle mode the CPU is frozen while the peripherals are still
operating. In quiet mode, only the A/D converter is operating. In power-down mode the
RAM is saved and all other functions are inoperative. Three oscillator sources, crystal,
precision RC and low power RC, provide versatile power management.
The AT8xEB5114 is available in low pin count packages (ROM and flash versions).
Figure 1.
Block Diagram
W0M0-2
W0CI
W1CI
W1M0
Watch
Dog
P3.0-5(SO20) or 7(SO24)
P4.0-3
Vcca
Vcc
Vss
Vssa
(3) (2)
(3) (2)
XTAL1
XTAL2
Xtal
Osc
RAM
256
x8
ROM
4 K *8
or
Flash/EE 4K*8
IB-bus
PWMU0
PWMU1
R
C
RC
Osc
(12 MHz)
CPU
RC
Osc
(12 MHz)
Timer 0
Timer 1
INT
Ctrl
Vref
Generator
Parallel I/O Ports
A/D
Converter
X1-20
Port 3 Port 4
EEPROM
256 b
2 wires
interface
(SO20)
(2)
ALE
RST
(2) (3)
T0
T1
(2) (3)
Vref
INT0
INT1
(2,3)(3)
AIN0-2,4-5
AIN3
(2): Alternate function of Port 3
(3): Alternate function of Port 4
2
4311A–8051–01/05
Pin Configuration
P4.0/AIN0/W0CI
P4.1/AIN1/T1
P4.2/AIN2/W1CI
P4.3/AIN3/INT1
P3.3/W0M2/AIN4
P3.4/T0/AIN5
P3.5/W1M0
P3.2/INT0
P3.1/W0M1
P3.0/W0M0
1
2
3
4
5
6
7
8
9
10
20
19
18
17
SO20
16
15
14
13
12
11
VRef
Vcca
Vssa
R
C
XTAL2
XTAL1
RST
Vss
Vcc
P4.0/AIN0/W0CI
P4.1/AIN1/T1
P4.2/AIN2/W1CI
P4.3/AIN3/INT1
P3.3/W0M2/AIN4
P3.4/T0/AIN5
1
2
3
4
5
6
7
8
24
23
22
21
SO24
No EE
20
19
18
17
16
15
14
13
VRef
Vcca
Vssa
NC
R
C
XTAL2
XTAL1
NC
RST
Vss
Vcc
P3.6
P3.5/W1M0
P3.2/INT0 9
P3.1/W0M1 10
P3.0/W0M0 11
P3.7 12
3
4311A–8051–01/05
Pin Description
SO20
12
18
11
19
20
14
15
17
16
13
SO24
14
22
13
23
24
17
18
20
19
15
Mnemonic
V
SS
Vssa
V
CC
Vcca
VREF
XTAL1
XTAL2
R
C
RST
P3.0-P3.7
Type
Power
Power
Power
Power
Analog
I
O
Analog
Analog
I/O
I/O
Name and Function
Ground:
0V reference
Analog Ground:
0V reference for analog part
Power Supply:
This is the power supply voltage for normal, idle and power-down operation.
Analog Power Supply:
This is the power supply voltage for analog part
This pin must be connected to power supply.
VREF:
A/D converter positive reference input, output of the internal voltage reference
Input to the inverting oscillator amplifier and input to the internal clock generator circuit
Output from the inverting oscillator amplifier. This pin can’t be connected to the ground.
Resistor Input for the precision RC oscillator
Capacitor Input for the precision RC oscillator
Reset input with integrated pull-up
A low level on this pin for two machine cycles while the oscillator is running, resets the device.
Port 3: Port 3 is an 8-bit programmable I/O port with internal pull-ups. See “Port Types” on
page 32. for a description of I/O ports.
Port 3 also serves the special features of the 80C51 family, as listed below.
10
9
8
5
6
7
11
10
9
5
6
8
I/O
I/O
I/O
I/O
I/O
I/O
W0M0 (P3.0):
External I/O for PWMU 0 module 0
W0M1 (P3.1):
External I/O for PWMU 0 module 1
INT0 (P3.2):
External interrupt 0
W0M2 / AIN4 (P3.3):
External I/O for PWMU 0 module 2. P3.3 is also an input of the analog to
digital converter.
T0 / AIN5(P3.4):
Timer 0 external input. P3.4 is also an input of the analog to digital converter.
W1M0 (P3.5):
External I/O for PWMU 1 module 0, can also be used to output the external
clocking signal
Port 4:
Port 4 is an 4-bit programmable I/O port with internal pull-ups. See “Port Types” on
page 32. for a description of I/O ports.
Port 4 is also the input port of the Analog to digital converter
1
1
I/O
AIN0 (P4.0):
A/D converter input 0
W0CI:
Count input of PWMU0
AIN1 (P4.1):
A/D converter input 1
T1:
Timer 1 external input
AIN2 (P4.2):
A/D converter input 2
W1CI:
Count input of PWMU1
AIN3 (P4.3):
A/D converter input 3, programmable gain
INT1:
External interrupt 1
P4.0-P4.3
I/O
2
2
I/O
3
3
I/O
4
4
I/O
4
4311A–8051–01/05
SFR Mapping
The Special Function Registers (SFRs) of the AT8xEB5114 belong to the following
categories:
•
•
•
•
•
•
•
•
•
C51 core registers: ACC, AUXR, AUXR1, B, DPH, DPL, PSW, SP, FCON, HSB
I/O port registers: P3, P4, P3M1, P3M2, P4M1
Timer registers: TCON, TH0, TH1, TL0, TL1, TMOD
Power and clock control registers: CKCON, CKRL, CKSEL, OSCBFA, OSCCON,
PCON
Interrupt system registers: IEN0, IPH0, IPL0, IOR
WatchDog Timer: WDTRST, WDTPRG
PWM0 registers: W0CH, W0CL, W0CON, W0FH, W0FL, W0IC, W0MOD, W0R0H,
W0R0L, W0R1H, W0R1L,W0R2H, W0R2L
PWM1registers: W1CH, W1CL, W1CON, W1FH, W1FL, W1IC, W1R0H, W1R0L
ADC registers: ADCA, ADCF, ADCLK, ADCON, ADDH, ADDL
5
4311A–8051–01/05
京公网安备 11010802033920号
EEWORLD
