TC9208M-DS-R05 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > TC9208M-DS-R05

Preview

TC9208M-DS-R05: Description8-Port 10/100/1000 Smart Ethernet Switch; File Size666KB，53 Pages; ManufacturerETC

Download Datasheet Compare View All

TC9208M-DS-R05 Overview

8-Port 10/100/1000 Smart Ethernet Switch

Preview

Download Datasheet

View All

TC9208M

Preliminary Data Sheet

8-Port 10/100/1000 Smart Ethernet Switch

Features

Stand Alone Switch On A Chip

8 Ethernet 10/100/1000 ports

MII/GMII interface for all ports

Trunk group support

Four Classes of Service (CoS) selectable for

each port and/or checked via IP Header and

802.1Q VLAN Tag

Eight port-based VLANs

Maximum throughput, non head-of-line

blocking architecture

Embedded SSRAM packet buffer/address table

8K MAC address table

Each port is configurable to 10 full/half duplex,

100 full/half duplex and 1000 full duplex mode

Flow-control ability is able to set for both full

and half duplex mode

Broadcast throttling

Port Mirroring

Serial EEPROM Interface, EEPROM is optional

MDIO master for PHY configuration / polling

0.18 micron technology

2V and 3.3V dual voltage power supply

Packaged in PBGA 292

27 MHz crystal input only

This feature allows improved

multimedia applications.

support

for

The chip embeds IEEE 802.3 MAC functions for

each port and these functions support full and half

duplex modes for both 10 and 100 Mbits/s data

rates and full duplex for 1000 Mbit/s. Each port

includes dedicated receive and transmit FIFOs

with necessary logic to implement flow control for

both full and half duplex modes. TC9208M uses

IEEE 802.3x frame based flow control for full

duplex and backpressure for half duplex.

TC9208M handles an 8K address-lookup table

with searching, self-learning, and automatic aging,

at very high speed and excellent address space

coverage. Forwarding rules are implemented

according to IEEE 802.1D specifications. Filtering

capabilities for bad packets and packets with

Reserved Group Address DA are also provided.

Increased interconnection bandwidth can be

achieved by using TC9208M’s trunking

capabilities. Several load-balancing schemes are

provided through pin and EEPROM configuration.

A port mirror feature, which it includes bad frames

optionally, can be used for debugging network

problems.

The pin configuration interface comprises 40

configurations, which are shared with GMII output

pins by latching the configuration data during

reset. An external EEPROM device can also be

used to configure the TC9208M at power-up. With

reference to pin configuration interface, the

EEPROM extends the chip’s configuration

capability with new features and enables a

jumper-less configuration mode using a parallel

interface for reprogramming. A virtual internal

EEPROM mode is also provided to enable the

use of the programming interface in the absence

of external EEPROM. TC9208M can make

effective use by most of its features using only the

pin configuration interface.

TC9208M includes a physical layer configuration /

polling entity, which it is use to configure the phy

functions and to monitor the physical layer

transceiver’s speed, duplex mode, link status and

full duplex flow control ability for each port. The

chip provides four modes for phy configurations,

1/53

August 1, 2003

TC9208M-DS-R06

General Description

TC9208M is a fully integrated 8 port 10/100/1000

smart Ethernet switch controller designed for low

cost and high performance solutions. The chip

embeds necessary SSRAM for packet buffering

and MAC address table. It provides MII / GMII

interface for all ports.

A store-and-forward switching method using a

non-blocking architecture is implemented within

TC9208M to improve the availability and

bandwidth. The chip embeds packet buffer, which

it supports normal and priority queues for each

transmission port.

TC9208M provides evolved CoS with four levels

of priority. The priority can be checked via layer 2

(802.1Q VLAN Tagging) and/or layer 3 (IP Header

TOS bits) packets. Port based priority is also

provided to ensure transmission with precedence

for all packets incoming from selected port(s).

Confidential.

TC9208M

Preliminary Data Sheet

Table Of Contents

Features ..............................................................................................................................................................1

General Description ............................................................................................................................................1

Block Diagram.....................................................................................................................................................2

Table Of Contents ...............................................................................................................................................3

Revision History ..................................................................................................................................................4

Pins Placement...................................................................................................................................................5

1 Pin Listing (PBGA 292) ...............................................................................................................................6

2 Ethernet Media Access Controller ............................................................................................................17

2.1

Receive MAC ..................................................................................................................... 17

2.2

Transmit MAC .................................................................................................................... 18

3 MAC Address Handling.............................................................................................................................19

4 Queue Management.................................................................................................................................19

5 Classes of Service ....................................................................................................................................20

6 Trunk Configuration...................................................................................................................................22

7 Flow Control ..............................................................................................................................................22

8 Broadcast Throttling ..................................................................................................................................24

9 Port Mirroring.............................................................................................................................................24

10 Physical Layer Configuration / Polling......................................................................................................25

11 EEPROM Interface ...................................................................................................................................26

11.1

Reprogramming the EEPROM for reconfiguration ............................................................ 26

11.2

EEPROM Address Map ..................................................................................................... 27

11.3

Register Description........................................................................................................... 29

11.3.1

Validation Register ................................................................................................ 29

11.3.2

Port [X] Configuration Register ............................................................................. 31

11.3.3

Port [X] IFG Configuration Register ...................................................................... 33

11.3.4

Flow Control Register ........................................................................................... 34

11.3.5

Backpressure Time Value Register....................................................................... 35

11.3.6

Flow Control Port Base Address Register ............................................................ 36

11.3.7

Trunk Configuration Register ................................................................................ 36

11.3.8

Broadcast Configuration Register......................................................................... 37

11.3.9

IP Priority Mapping Register ................................................................................. 38

11.3.10

VLAN Priority Mapping Register ........................................................................... 39

CoS Bandwidth Register....................................................................................... 40

11.3.11

11.3.12

Reserved Register ................................................................................................ 40

CoS Configuration Register .................................................................................. 41

11.3.13

11.3.14

Port Mirroring Register.......................................................................................... 42

General Configuration Register ............................................................................ 43

11.3.15

11.3.16

Port VLAN Enable Register .................................................................................. 44

11.3.17

VLAN [Y] Register................................................................................................. 45

11.4

Writing / Reading PHY management registers via EEPROM interface............................. 46

11.4.1

Data Write Register............................................................................................... 46

11.4.2

Physical Layer Device Address Register .............................................................. 46

11.4.3

Physical Layer’s Register Address Register......................................................... 47

11.4.4

IO Status Control Register .................................................................................... 47

11.4.5

Data Read Register .............................................................................................. 48

12 Timing Requirements................................................................................................................................49

12.1 GMII / MII Receive Timing Requirements .......................................................................... 49

12.2 GMII / MII Transmit Timing................................................................................................. 49

12.3 PHY Management (MDIO) Timing ..................................................................................... 50

12.4 EEPROM Timing................................................................................................................ 51

13 Electrical Specifications ............................................................................................................................52

Confidential.

3/53

August 1, 2003

TC9208M-DS-R06

TC9208M-DS-R05 Related Products

	TC9208M-DS-R05	TC9208M-DS-R06	TC9208M
Description	8-Port 10/100/1000 Smart Ethernet Switch	8-Port 10/100/1000 Smart Ethernet Switch	8-Port 10/100/1000 Smart Ethernet Switch

Recommended Resources

Integrated voltage regulator application circuits commonly used in automobiles

Circuit that uses ultrasonic waves to drive moving animals

Micromachining circuit diagram

Electric blanket thermostat circuit

The most practical basic diagram circuit 59 - tank water level control circuit

Backup power control circuit

[Recommended] LM27402 — High-Performance Synchronous Buck Controller with DCR Current Sensing: 说明The LM27402 is a synchronous voltage mode DC/DC buck controller with inductor DCR current sense capability. Sensing the inductor current eliminates the need to add resistive powertrain elements whic...; soso Analogue and Mixed Signal

Improving RF Microwave Test Accuracy: Although most RF and microwave test systems measure only a few broad categories of devices—amplifiers, transmitters, receivers, etc.—each individual system faces different environmental conditions, re...; kandy2059 Test/Measurement

Calculation of magnetic ring inductance: [i=s] This post was last edited by paulhyde on 2014-9-15 03:06 [/i] The formula for calculating the inductance of a magnetic ring is very good...; wulei19880906 Electronics Design Contest

EEWORLD University Hall----Live Replay: TI 60G mmWave Sensor Overview and Application Introduction: Live replay: TI 60G mmWave sensor overview and application introduction : https://training.eeworld.com.cn/course/5430...; hi5 Integrated technical exchanges

Short Range Communication Protocol: 2.1 RFID The RFID air interface communication protocol specification basically determines the working type of RFID and the communication rules between the RFID reader and the corresponding type of RFI...; 灞波儿奔 RF/Wirelessly

Problem with external reference voltage of msp430ADC: Help: The msp430 ADC reference voltage is set to Veref+ and AVss (register SREF_2). Veref+ is 2.5V (measured by a multimeter, accurate). Why is the adc saturated at an input voltage of 0.75?...; yushengl Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components