EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXEA7K3F40C2

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GX 2560 LABs 696 IOs
Categorysemiconductor    Programmable logic devices   
File Size812KB,23 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5SGXEA7K3F40C2 Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXEA7K3F40C2 - - View Buy Now

5SGXEA7K3F40C2 Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 2560 LABs 696 IOs

5SGXEA7K3F40C2 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerAltera (Intel)
Product CategoryFPGA - Field Programmable Gate Array
Shipping RestrictionsThis product may require additional documentation to export from the United States.
RoHSN
ProductStratix V GX
Number of Logic Elements622000
Number of Logic Array Blocks - LABs234720
Number of I/Os696 I/O
Operating Supply Voltage850 mV
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1517
PackagingTray
Data Rate14.1 Gb/s
Embedded Block RAM - EBR7.16 Mbit
Moisture SensitiveYes
Number of Transceivers36 Transceiver
NumOfPackaging1
Factory Pack Quantity21
Total Memory57.16 Mbit
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
GSM short message use case design
I'd like to ask, for the short message function, how do you organize test cases?...
wmdsummer Embedded System
SST25 series memory architecture issues
The data sheet says that the SST25VF016B SuperFlash memory array consists of uniform 4 KB erasable sectors, 32 KB overlay blocks, and 64 KB overlay erasable blocks. How should we understand the overla...
米珠薪桂 MCU
Asking for help from experts - Design of 4~20mA vortex flow transmitter
[i=s] This post was last edited by paulhyde on 2014-9-15 09:50 [/i] The signal is required to be amplified, filtered, pulse-width modulated, and Pi-type filtered after being output by the vortex flowm...
yzwyou Electronics Design Contest
FPGA meter
FPGA taxi meter...
ww非比 MCU
What kind of chip is generally used for serial port expansion? It is best to be duplex
I recently encountered a problem while doing my graduation project. The microcontroller only has two serial ports, but the project requires four serial ports, preferably duplex. So what kind of chips ...
非常布谷 Microcontroller MCU
About msp430fg479 and bq27410 (MCU master send)
First use the IIC module inside the msp430fg479, and then use the I/O port simulation to do it. First generate a START signal; UCBxTXIFG bit is automatically set; Send the slave address (the slave add...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1660  363  1614  302  2271  34  8  33  7  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号