a
FEATURES
Monolithic (BiMOS ll) Tracking R/D Converter
40-Lead DIP Package
44-Terminal LCC Package
10-,12-,14-, and 16-Bit Resolution Set by User
Ratiometric Conversion
Low Power Consumption: 300 mW Typ
Dynamic Performance Set by User
High Max Tracking Rate 1040 RPS (10 Bits)
Velocity Output
Industrial Temperature Range Versions
Military Temperature Range Versions
ESD Class 2 Protection (2,000 V Min)
/883 B Parts Available
APPLICATIONS
DC Brushless and AC Motor Control
Process Control
Numerical Control of Machine Tools
Robotics
Axis Control
Military Servo Control
GENERAL DESCRIPTION
Variable Resolution, Monolithic
Resolver-to-Digital Converter
AD2S80A
FUNCTIONAL BLOCK DIAGRAM
INTEGRATOR
I/P
INTEGRATOR
O/P
PHASE
SENSITIVE
DETECTOR
VCO DATA
TRANSFER
LOGIC
VCO I/P
AD2S80A
SIN I/P
SIG GND
COS I/P
ANALOG
GND
RIPPLE
CLK
DATA
LOAD
+12V
–12V
A1
SEGMENT
SWITCHING
A2
R-2R
DAC
A3
16-BIT UP/DOWN COUNTER
OUTPUT DATA LATCH
16 DATA BITS
PRODUCT HIGHLIGHTS
Monolithic.
A one chip solution reduces the package size
required and increases the reliability.
Resolution Set by User.
Two control pins are used to select
the resolution of the AD2S80A to be 10, 12, 14, or 16 bits allowing
the user to use the AD2S80A with the optimum resolution for
each application.
Ratiometric Tracking Conversion.
Conversion technique
provides continuous output position data without conversion
delay and is insensitive to absolute signal levels. It also provides
good noise immunity and tolerance to harmonic distortion on
the reference and input signals.
Dynamic Performance Set by the User.
By selecting exter-
nal resistor and capacitor values the user can determine bandwidth,
maximum tracking rate and velocity scaling of the converter to
match the system requirements. The external components
required are all low cost preferred value resistors and capacitors,
and the component values are easy to select using the simple
instructions given.
Velocity Output.
An analog signal proportional to velocity is
available and is linear to typically one percent. This can be used
in place of a velocity transducer in many applications to provide
loop stabilization in servo controls and velocity feedback data.
Low Power Consumption.
Typically only 300 mW.
Military Product.
The AD2S80A is available processed in
accordance with MIL-STD-883B, Class B.
MODELS AVAILABLE
Information on the models available is given in the section
“Ordering Information.”
The AD2S80A is a monolithic 10-, 12-, 14-, or 16-bit tracking
resolver-to-digital converter contained in a 40-lead DIP or 44-
terminal LCC ceramic package. It is manufactured on a BiMOS
II process that combines the advantages of CMOS logic and
bipolar high accuracy linear circuits on the same chip.
The converter allows users to
select their own resolution and dynamic
performance with external components.
This allows the users great
flexibility in defining the converter that best suits their system
requirements. The converter allows users to select the resolution
to be 10, 12, 14, or 16 bits and to track resolver signals rotating
at up to 1040 revs per second (62,400 rpm) when set to 10-bit
resolution.
The AD2S80A converts resolver format input signals into a
parallel natural binary digital word using a ratiometric tracking
conversion method. This ensures high-noise immunity and toler-
ance of lead length when the converter is remote from the resolver.
The 10-, 12-, 14- or 16-bit output word is in a three-state digital
logic available in 2 bytes on the 16 output data lines. BYTE
SELECT,
ENABLE
and
INHIBIT
pins ensure easy data trans-
fer to 8- and 16-bit data buses, and outputs are provided to
allow for cycle or pitch counting in external counters.
An analog signal proportional to velocity is also available and
can be used to replace a tachogenerator.
The AD2S80A operates over 50 Hz to 20,000 Hz reference
frequency.
REV.
D
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
©Analog Devices, Inc., 1986–2015
BYTE
SELECT
5V
DIG GND
BUSY
DIR
INHIBIT
SC1
SC2
ENABLE
DEMOD I/P
REF I/P
DEMOD O/P
AC ERROR
O/P
AD2S80A* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
REFERENCE MATERIALS
Technical Articles
•
DSP Motor Control in Domestic Appliance Applications
•
Single Chip DSP Motor Control Systems Catching on in
Home Appliances
DOCUMENTATION
Application Notes
•
AN-203: Using the AD2S80 Series Resolver-to-Digital
Converters as Control Transformers
•
AN-234: Digital Resolver Integration
•
AN-252: Using the AD2S80 Series Resolver to Digital
Converters with Synchro's; Solid State Scott-T Circuit.
•
AN-263: Resolver to Digital Conversion; Simple Alternative
to Optical Shaft Encoders
•
AN-264: Dynamic Characteristics of Tracking Converter
•
AN-265: Circuit Applications of the AD2S80 and AD2S81
Resolver to Digital
•
AN-266: Passive Component Selection and Dynamic
Modeling for the AD2S80 Series Resolver to Digital
Converter
Data Sheet
•
AD2S80A: Errata Sheet
•
AD2S80A: Variable Resolution, Monolithic Resolver-to-
Digital Converter Data Sheet
•
AD2S81A/AD2S82A: Variable Resolution, Monolithic
Resolver-to-Digital Converters Data Sheet
DESIGN RESOURCES
•
AD2S80A Material Declaration
•
PCN-PDN Information
•
Quality And Reliability
•
Symbols and Footprints
DISCUSSIONS
View all AD2S80A EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
AD2S80A–SPECIFICATIONS
(typical at 25 C unless otherwise noted)
Parameter
RATIO MULTIPLIER
AC Error Output Scaling
Conditions
10 Bit
12 Bit
14 Bit
16 Bit
Min
Typ
177.6
44.4
11.1
2.775
12
w.r.t. REF
w.r.t. REF
–0.882
1
–0.9
60
–0.918
±
0.02
150
±
8
63
100
1
60
5
150
Max
Unit
mV/Bit
mV/Bit
mV/Bit
mV/Bit
mV
V rms/V dc
V rms/V dc
nA
MΩ
V
dB
nA/LSB
mV
nA
V
MHz
kHz/µA
kHz/µA
%/V
%/V
%/V
%/V
mV
nA
nA/°C
V
% FSD
% FSD
% FSD
%/V of
Asymmetry
PHASE SENSITIVE DETECTOR
Output Offset Voltage
Gain
In Phase
In Quadrature
Input Bias Current
Input Impedance
Input Voltage
INTEGRATOR
Open-Loop Gain
Dead Zone Current (Hysteresis)
Input Offset Voltage
Input Bias Current
Output Voltage Range
VCO
Maximum Rate
VCO Rate
VCO Power Supply Sensitivity
Increase
Decrease
Input Offset Voltage
Input Bias Current
Input Bias Current Tempco
Input Voltage Range
Linearity of Absolute Rate
Full Range
Over 0% to 50% of Full Range
Reversion Error
Sensitivity of Reversion Error
to Symmetry of Power Supplies
POWER SUPPLIES
Voltage Levels
+V
S
–V
S
+V
L
Current
±
I
S
±
I
S
±
I
L
At 10 kHz
57
±
V
S
=
±
10.8 V dc
±
V
S
=
±
12 V dc
Positive Direction
Negative Direction
+V
S
–V
S
+V
S
–V
S
±
7
7.1
7.1
7.9
7.9
+0.5
–8.0
–8.0
+2.0
1
70
–1.22
1.1
8.7
8.7
5
380
±
8
<2
<1
1.5
±
8
+10.8
–10.8
+5
±
V
S
@
±
12 V
±
V
S
@ 13.2 V
+V
L
@
±
5.0 V
12
19
0.5
+13.2
–13.2
+13.2
23
30
1.5
V
V
V
mA
mA
mA
Specification subject to change without notice.
All min and max specifications are guaranteed. Specifications in
boldface
are tested on all production units at final electrical test.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD2S80A features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
–4–
REV.
D
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
