“Spansion, Inc.” and “Cypress Semiconductor Corp.” have merged together to deliver high-performance, high-quality solutions
at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly
interactive consumer and mobile devices. The new company “Cypress Semiconductor Corp.” will continue to offer “Spansion,
Inc.” products to new and existing customers.
Continuity of Specifications
There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made
are the result of normal document improvements and are noted in the document history page, where supported. Future
revisions will occur when appropriate, and changes will be noted in a document history page.
Continuity of Ordering Part Numbers
Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed
in this document.
For More Information
Please contact your local sales office for additional information about Cypress products and solutions.
S25FL032P
32-Mbit 3.0 V Flash Memory
Distinctive Characteristics
Architectural Advantages
Single power supply operation
– Full voltage range: 2.7 to 3.6V read and write operations
Memory architecture
– Uniform 64 KB sectors
– Top or bottom parameter block (Two 64-KB sectors (top or bottom)
broken down into sixteen 4-KB sub-sectors each)
CFI (Common Flash Interface) compliant: allows host system to
identify and accommodate multiple flash devices
Process technology
– Manufactured on 0.09 µm MirrorBit
®
process technology
Package option
– Industry Standard Pinouts
– 8-pin SO package (208 mils)
– 16-pin SO package (300 mils)
– 8-contact USON package (5 x 6 mm)
– 8-contact WSON package (6 x 8 mm)
– 24-ball BGA 6 x 8 mm package, 5 x 5 pin configuration
– 24-ball BGA 6 x 8 mm package, 6 x 4 pin configuration
– 256-byte page size
– Backward compatible with the S25FL032A device
Program
– Page Program (up to 256 bytes) in 1.5 ms (typical)
– Program operations are on a page by page basis
– Accelerated programming mode via 9V W#/ACC pin
– Quad Page Programming
Erase
– Bulk erase function
– Sector erase (SE) command (D8h) for 64 KB sectors
– Sub-sector erase (P4E) command (20h) for 4 KB sectors
– Sub-sector erase (P8E) command (40h) for 8 KB sectors
Cycling endurance
– 100,000 cycles per sector typical
Data retention
– 20 years typical
Device ID
– JEDEC standard two-byte electronic signature
– RES command one-byte electronic signature for backward
compatibility
One time programmable (OTP) area for permanent, secure
identification; can be programmed and locked at the factory or by the
customer
Performance Characteristics
Speed
– Normal READ (Serial): 40 MHz clock rate
– FAST_READ (Serial): 104 MHz clock rate (maximum)
– DUAL I/O FAST_READ: 80 MHz clock rate or
20 MB/s effective data rate
– QUAD I/O FAST_READ: 80 MHz clock rate or
40 MB/s effective data rate
Power saving standby mode
– Standby Mode 80 µA (typical)
– Deep Power-Down Mode 3 µA (typical)
Memory Protection Features
Memory protection
– W#/ACC pin works in conjunction with Status Register Bits to
protect specified memory areas
– Status Register Block Protection bits (BP2, BP1, BP0) in status
Cypress Semiconductor Corporation
Document Number: 002-00650 Rev. *I
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised September 18, 2015
S25FL032P
General Description
The S25FL032P is a 3.0 Volt (2.7V to 3.6V), single-power-supply Flash memory device. The device consists of 64 uniform 64 KB
sectors with the two (Top or Bottom) 64 KB sectors further split up into thirty-two 4KB sub sectors. The S25FL032P device is fully
backward compatible with the S25FL032A device.
The device accepts data written to SI (Serial Input) and outputs data on SO (Serial Output). The devices are designed to be
programmed in-system with the standard system 3.0-volt V
CC
supply.
The S25FL032P device adds the following high-performance features using 5 new instructions:
Dual Output Read using both SI and SO pins as output pins at a clock rate of up to 80 MHz
Quad Output Read using SI, SO, W#/ACC and HOLD# pins as output pins at a clock rate of up to 80 MHz
Dual I/O High Performance Read using both SI and SO pins as input and output pins at a clock rate of up to 80 MHz
Quad I/O High Performance Read using SI, SO, W#/ACC and HOLD# pins as input and output pins at a clock rate of up to
80 MHz
Quad Page Programming using SI, SO, W#/ACC and HOLD# pins as input pins to program data at a clock rate of up to 80 MHz
The memory can be programmed 1 to 256 bytes at a time, using the Page Program command. The device supports Sector Erase
and Bulk Erase commands.
Each device requires only a 3.0-volt power supply (2.7V to 3.6V) for both read and write functions. Internally generated and
regulated voltages are provided for the program operations. This device requires a high voltage supply to the W#/ACC pin to enable
the Accelerated Programming mode.
The S25FL032P device also offers a One-Time Programmable area (OTP) of up to 128-bits (16 bytes) for permanent secure
identification and an additional 490 bytes of OTP space for other use. This OTP area can be programmed or read using the OTPP or
OTPR instructions.
Document Number: 002-00650 Rev. *I
Page 3 of 61
S25FL032P
Contents
Distinctive Characteristics
.................................................. 2
General Description
............................................................. 3
1.
2.
3.
4.
5.
5.1
6.
7.
7.1
7.2
7.3
7.4
7.5
Block Diagram..............................................................
5
Connection Diagrams..................................................
6
Input/Output Descriptions...........................................
8
Logic Symbol
............................................................... 9
Ordering Information
................................................... 9
Valid Combinations ........................................................ 9
SPI Modes...................................................................
10
11
11
11
11
11
11
11
12
12
13
14
15
10.3 Locking OTP Regions ................................................... 41
11.
12.
13.
Power-up and Power-down........................................
43
Initial Delivery State....................................................
44
Program Acceleration via W#/ACC Pin.....................
44
14. Electrical Specifications.............................................
45
14.1 Absolute Maximum Ratings .......................................... 45
15.
16.
17.
Operating Ranges
....................................................... 45
DC Characteristics......................................................
46
Test Conditions
........................................................... 47
Device Operations
.....................................................
Byte or Page Programming..........................................
Quad Page Programming ............................................
Dual and Quad I/O Mode .............................................
Sector Erase / Bulk Erase............................................
Monitoring Write Operations Using
the Status Register ......................................................
7.6 Active Power and Standby Power Modes....................
7.7 Status Register ............................................................
7.8 Configuration Register .................................................
7.9 Data Protection Modes ................................................
7.10 Hold Mode (HOLD#) ....................................................
7.11 Accelerated Programming Operation...........................
8.
9.
9.1
9.2
9.3
9.4
9.5
9.6
9.7
9.8
9.9
9.10
9.11
9.12
9.13
9.14
9.15
9.16
9.17
9.18
9.19
9.20
9.21
9.22
9.23
18. AC Characteristics......................................................
48
18.1 Capacitance .................................................................. 49
19. Physical Dimensions
.................................................. 51
19.1 SOC008 wide — 8-pin Plastic Small
Outline Package (208-mils Body Width) ....................... 51
19.2 SO3 016 — 16-pin Wide Plastic Small
Outline Package (300-mil Body Width) ......................... 52
19.3 UNE008 — USON 8-contact (5 x 6 mm)
No-Lead Package ......................................................... 53
19.4 WNF008 — WSON 8-contact (6 x 8 mm)
No-Lead Package ......................................................... 54
19.5 FAB024 — 24-ball Ball Grid Array
(6 x 8 mm) Package...................................................... 55
19.6 FAC024 — 24-ball Ball Grid Array
(6 x 8 mm) Package...................................................... 56
20.
Revision History..........................................................
57
Sector Address Table
................................................ 16
Command Definitions................................................
Read Data Bytes (READ) ............................................
Read Data Bytes at Higher Speed (FAST_READ) ......
Dual Output Read Mode (DOR)...................................
Quad Output Read Mode (QOR) .................................
DUAL I/O High Performance Read Mode (DIOR)........
Quad I/O High Performance Read Mode (QIOR) ........
Read Identification (RDID) ...........................................
Read-ID (READ_ID).....................................................
Write Enable (WREN) ..................................................
Write Disable (WRDI)...................................................
Read Status Register (RDSR) .....................................
Read Configuration Register (RCR) ............................
Write Registers (WRR) ................................................
Page Program (PP)......................................................
QUAD Page Program (QPP) .......................................
Parameter Sector Erase (P4E, P8E) ...........................
Sector Erase (SE) ........................................................
Bulk Erase (BE) ...........................................................
Deep Power-Down (DP) ..............................................
Release from Deep Power-Down (RES)......................
Clear Status Register (CLSR)......................................
OTP Program (OTPP)..................................................
Read OTP Data Bytes (OTPR) ....................................
18
19
19
20
20
21
22
24
27
28
28
29
30
31
32
34
35
36
36
37
38
39
39
39
10. OTP Regions
.............................................................. 40
10.1 Programming OTP Address Space.............................. 40
10.2 Reading OTP Data....................................................... 40
Document Number: 002-00650 Rev. *I
Page 4 of 61
S25FL032P
1. Block Diagram
SRAM
PS
Array - L
Logic
X
D
E
C
Array - R
RD
DATA PATH
IO
CS#
SCK
W# / ACC / IO2
V
CC
HOLD# / IO3
SI / IO0
SO / IO1
GND
Document Number: 002-00650 Rev. *I
Page 5 of 61
京公网安备 11010802033920号
EEWORLD
