EEWORLDEEWORLDEEWORLD

Part Number

Search

TISP8250D

Description
UNIDIRECTIONAL P-GATE THYRISTOR OVERVOLTAGE AND OVERCURRENT PROTECTOR
CategoryAnalog mixed-signal IC    Trigger device   
File Size188KB,5 Pages
ManufacturerBourns
Websitehttp://www.bourns.com
Download Datasheet Parametric Compare View All

TISP8250D Overview

UNIDIRECTIONAL P-GATE THYRISTOR OVERVOLTAGE AND OVERCURRENT PROTECTOR

TISP8250D Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionSOIC-8
Contacts8
Reach Compliance Codenot_compliant
ECCN codeEAR99
Other featuresUL RECOGNIZED
ConfigurationSINGLE
Maximum DC gate trigger current40 mA
Maximum DC gate trigger voltage1.2 V
JEDEC-95 codeMS-012AA
JESD-30 codeR-PDSO-G8
Maximum leakage current0.005 mA
On-state non-repetitive peak current5 A
Number of components1
Number of terminals8
Maximum operating temperature150 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Off-state repetitive peak voltage250 V
surface mountYES
Terminal formGULL WING
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger device typeSCR
Base Number Matches1
oH
S
CO
M
PL
I
AN
T
TISP8250D
UNIDIRECTIONAL P-GATE THYRISTOR
OVERVOLTAGE AND OVERCURRENT PROTECTOR
*R
TISP8250D Overvoltage and Overcurrent Protector
Telecommunication System 30 A 10/1000 Protector
Ion-Implanted Breakdown Region
- Precise and Stable Voltage
Device Name
TISP8250D
V
DRM
V
250
V
(BO)
V
340
8-SOIC Package (Top View)
G
NC
NC
K
1
2
3
4
8
7
6
5
A
A
A
A
MD8XAAA
NC - No internal connection
Rated for International Surge Wave Shapes
Wave Shape
2/10
0.5/700
10/700
10/1000
Standard
GR-1089-CORE
CNET I 31-24
ITU-T K.20/21
GR-1089-CORE
I
PPSM
A
75
40
40
30
Device Symbol
A
Functional Replacement for TPP25011
.............................................. UL Recognized Component
G
SD8XAA
K
Description
The TISP8250D is a P-gate reverse-blocking thyristor (SCR) designed for the protection of telecommunications equipment against
overvoltages and overcurrents on the telephone line caused by lightning, a.c. power contact and induction. The fixed voltage and current
triggered modes make the TISP8250D particularly suitable for the protection of ungrounded customer premise equipment. Connected
across the d.c. side of a telephone set polarity bridge, in fixed voltage mode these devices can protect the ringer in the on-h ook condition.
In an off-hook condition, either the fixed voltage or current triggered modes can protect the following telephone electronics.
Without external gate activation, the TISP8250D is a fixed voltage protector. The maximum working voltage without clipping is 250 V and
the protection voltage is 340 V. Lower values of protection voltage may be set by connecting an avalanche breakdown diode of le ss than
250 V between the TISP8250D gate and anode (see Figure 2.)
By connecting a small value resistor in series with the line conductor and connecting the TISP8250D gate cathode terminals in p arallel with
the resistor, conductor overcurrents can gate trigger the TISP8250D into conduction.
Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the devic e to crowbar
into a low-voltage on state. Overcurrents develop sufficient voltage across the external gate-cathode resistor to trigger the d evice into a
low-voltage on state. This low-voltage on state causes the current resulting from the overstress to be safely diverted through the device.
The high crowbar holding current helps prevent d.c. latchup as the diverted current subsides.
How To Order
Marking
Code
8250
Standard
Quantity
2500
Device
TISP8250D
Package
8-SOIC
Carrier
Embossed Tape Reeled
Order As
TISP8250DR-S
WARNING Cancer and Reproductive Harm
www.P65Warnings.ca.gov
JULY 2000 - REVISED JULY 2008
*RoHS Directive 2002/95/EC Jan. 27, 2003 including Annex.
Specifications are subject to change without notice. Users should verify actual device performance in their specific
applications. The products described herein and this document are subject to specific legal disclaimers as set forth on the
last page of this document, and at
www.bourns.com/docs/legal/disclaimer.pdf.

TISP8250D Related Products

TISP8250D TISP8250 TISP8250D-S
Description UNIDIRECTIONAL P-GATE THYRISTOR OVERVOLTAGE AND OVERCURRENT PROTECTOR UNIDIRECTIONAL P-GATE THYRISTOR OVERVOLTAGE AND OVERCURRENT PROTECTOR UNIDIRECTIONAL P-GATE THYRISTOR OVERVOLTAGE AND OVERCURRENT PROTECTOR
Is it lead-free? Contains lead - Lead free
Is it Rohs certified? incompatible - conform to
Parts packaging code SOIC - SOIC
package instruction SOIC-8 - SMALL OUTLINE, R-PDSO-G8
Contacts 8 - 8
Reach Compliance Code not_compliant - compliant
ECCN code EAR99 - EAR99
Other features UL RECOGNIZED - UL RECOGNIZED
Configuration SINGLE - SINGLE
Maximum DC gate trigger current 40 mA - 40 mA
JESD-30 code R-PDSO-G8 - R-PDSO-G8
Number of components 1 - 1
Number of terminals 8 - 8
Maximum operating temperature 150 °C - 150 °C
Minimum operating temperature -40 °C - -40 °C
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY
Package shape RECTANGULAR - RECTANGULAR
Package form SMALL OUTLINE - SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED - NOT SPECIFIED
Certification status Not Qualified - Not Qualified
Off-state repetitive peak voltage 250 V - 250 V
surface mount YES - YES
Terminal form GULL WING - GULL WING
Terminal location DUAL - DUAL
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED
Trigger device type SCR - SCR
Base Number Matches 1 - 1
I need some knowledge on e-sports competitions.
What are the e-sports competitions in this forum? Are there any age restrictions for participants? Can people sign up on their own or must they go through a collective selection?...
李氏龙吟 Electronics Design Contest
Purgatory Legend-RAM War
[align=left][font=微软雅黑][size=3]In the previous course, we learned about ROM. Next, let’s learn how to use another IP core - on-chip memory RAM. First, create a new project[/size][/font][/align][align=...
梦翼师兄 FPGA/CPLD
Upload a "MCU C Language Introduction Tutorial"
Upload a "Microcontroller C Language Tutorial" [[i] This post was last edited by lycdl on 2008-7-10 12:18 [/i]]...
忙忙草 MCU
Analog Electronics Basics
Come on down, everybody!...
yaochangjiang Analog electronics
consult
Error: Run Generate Functional Simulation Netlist (quartus_map test_code --generate_functional_sim_netlist) to generate functional simulation netlist for top level entity "test_code" before running th...
870027359 FPGA/CPLD
Black and white image test program made by msp430+ov7670
Please give me some advice. I use msp430+ov7670 to make a black and white image test program, but the image has not come out. I don't know what the problem is....
zhangwenxue MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2690  353  312  1902  131  55  8  7  39  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号