MCP2561/2FD
High-Speed CAN Flexible Data Rate Transceiver
Features:
• Optimized for CAN FD (Flexible Data rate) at 2, 5
and 8 Mbps Operation
- Maximum Propagation Delay: 120 ns
- Loop Delay Symmetry: -10%/+10% (2 Mbps)
• Implements ISO-11898-2 and ISO-11898-5
Standard Physical Layer Requirements
• Very Low Standby Current (5 µA, typical)
• V
IO
Supply Pin to Interface Directly to
CAN Controllers and Microcontrollers with
1.8V to 5.5V I/O
• SPLIT Output Pin to Stabilize Common Mode in
Biased Split Termination Schemes
• CAN Bus Pins are Disconnected when Device is
Unpowered
- An Unpowered Node or Brown-Out Event will
Not Load the CAN Bus
• Detection of Ground Fault:
- Permanent Dominant Detection on T
XD
- Permanent Dominant Detection on Bus
• Power-on Reset and Voltage Brown-Out
Protection on V
DD
Pin
• Protection Against Damage Due to Short-Circuit
Conditions (Positive or Negative Battery Voltage)
• Protection Against High-Voltage Transients in
Automotive Environments
• Automatic Thermal Shutdown Protection
• Suitable for 12V and 24V Systems
• Meets or exceeds stringent automotive design
requirements including “Hardware Requirements
for LIN, CAN and FlexRay Interfaces in
Automotive Applications”, Version 1.3, May 2012
- Radiated emissions @ 2 Mbps with Common
Mode Choke (CMC)
- DPI @ 2 Mbps with CMC
• High ESD Protection on CANH and CANL,
meeting IEC61000-4-2 up to ±14 kV
• Available in PDIP-8L, SOIC-8L and 3x3 DFN-8L
• Temperature ranges:
- Extended (E): -40°C to +125°C
- High (H): -40°C to +150°C
Description:
The MCP2561/2FD is a second generation high-speed
CAN transceiver from Microchip Technology Inc. It
offers the same features as the MCP2561/2.
Additionally, it guarantees Loop Delay Symmetry in
order to support the higher data rates required for CAN
FD. The maximum propagation delay was improved to
support longer bus length.
The device meets the automotive requirements for
CAN FD bit rates exceeding 2 Mbps, low quiescent
current, electromagnetic compatibility (EMC) and
electrostatic discharge (ESD).
Package Types
MCP2561FD
PDIP, SOIC
T
XD
1
V
SS
2
V
DD
3
R
XD
4
8 STBY
7 CANH
6 CANL
5 SPLIT
MCP2562FD
PDIP, SOIC
T
XD
1
V
SS
2
V
DD
3
R
XD
4
8 STBY
7 CANH
6 CANL
5 V
IO
MCP2561FD
3x3 DFN*
T
XD
1
V
SS
2
V
DD
3
R
XD
4
EP
9
8 STBY
7 CANH
6 CANL
5 SPLIT
MCP2562FD
3x3 DFN*
T
XD
1
V
SS
2
V
DD
3
R
XD
4
EP
9
8 STBY
7 CANH
6 CANL
5 V
IO
* Includes Exposed Thermal Pad (EP); see Table 1-2
MCP2561/2FD Family Members
Device
MCP2561FD
MCP2562FD
Feature
SPLIT pin
V
IO
pin
Description
Common mode stabilization
Internal level shifter on digital I/O pins
Note: For ordering information, see the
“Product Identification System”
section on page 29.
2014 Microchip Technology Inc.
DS20005284A-page 1
MCP2561/2FD
Block Diagram
SPLIT
(2)
V
IO
(3)
V
DD
V
DD
/2
Digital I/O
Supply
Thermal
Protection
POR
UVLO
V
IO
Permanent
Dominant Detect
V
IO
Mode
Control
Driver
and
Slope Control
CANH
T
XD
CANL
STBY
Wake-Up
Filter
Receiver
R
XD
CANH
LP_RX
(1)
CANL
CANH
HS_RX
CANL
V
SS
Note 1:
There is only one receiver implemented. The receiver can operate in Low-Power or High-Speed mode.
2:
Only MCP2561FD has the SPLIT pin.
3:
Only MCP2562FD has the V
IO
pin. In MCP2561FD, the supply for the digital I/O is internally connected
to V
DD
.
DS20005284A-page 2
2014 Microchip Technology Inc.
MCP2561/2FD
1.0
DEVICE OVERVIEW
1.1.1
NORMAL MODE
The MCP2561/2FD is a high-speed CAN device,
fault-tolerant device that serves as the interface
between a CAN protocol controller and the physical
bus. The MCP2561/2FD device provides differential
transmit and receive capability for the CAN protocol
controller, and is fully compatible with the ISO-11898-2
and ISO-11898-5 standards.
The Loop Delay Symmetry is guaranteed to support
data rates that are up to 5 Mbps for CAN FD (Flexible
Data rate). The maximum propagation delay was
improved to support longer bus length.
Typically, each node in a CAN system must have a
device to convert the digital signals generated by a
CAN controller to signals suitable for transmission over
the bus cabling (differential output). It also provides a
buffer between the CAN controller and the high-voltage
spikes that can be generated on the CAN bus by
outside sources.
Normal mode is selected by applying low-level voltage
to the STBY pin. The driver block is operational and
can drive the bus pins. The slopes of the output signals
on CANH and CANL are optimized to produce minimal
electromagnetic emissions (EME).
The high speed differential receiver is active.
1.1.2
STANDBY MODE
The device may be placed in Standby mode by
applying high-level voltage to the STBY pin. In Standby
mode, the transmitter and the high-speed part of the
receiver are switched off to minimize power
consumption. The low-power receiver and the wake-up
filter blocks are enabled to monitor the bus for activity.
The receive pin (R
XD
) will show a delayed
representation of the CAN bus, due to the wake-up
filter.
The CAN controller gets interrupted by a negative edge
on the R
XD
pin (Dominant state on the CAN bus). The
CAN controller must put the MCP2561/2FD back into
Normal mode, using the STBY pin, in order to enable
high speed data communication.
The CAN bus wake-up function requires both supply
voltages, V
DD
and V
IO
, to be in valid range.
1.1
Mode Control Block
The MCP2561/2FD supports two modes of operation:
• Normal Mode
• Standby Mode
These modes are summarized in Table 1-1.
TABLE 1-1:
Mode
Normal
Standby
MODES OF OPERATION
STBY Pin
LOW
HIGH
R
XD
Pin
LOW
Bus is Dominant
Wake-up request is detected
HIGH
Bus is Recessive
No wake-up request detected
1.2
Transmitter Function
1.4
Internal Protection
The CAN bus has two states:
• Dominant State
• Recessive State
A Dominant state occurs when the differential voltage
between CANH and CANL is greater than V
DIFF
(
D
)(
I
).
A Recessive state occurs when the differential voltage
is less than V
DIFF
(
R
)(
I
). The Dominant and Recessive
states correspond to the Low and High state of the T
XD
input pin, respectively. However, a Dominant state
initiated by another CAN node will override a
Recessive state on the CAN bus.
CANH and CANL are protected against battery
short-circuits and electrical transients that can occur on
the CAN bus. This feature prevents destruction of the
transmitter output stage during such a fault condition.
The device is further protected from excessive current
loading by thermal shutdown circuitry that disables the
output drivers when the junction temperature exceeds
a nominal limit of +175°C. All other parts of the chip
remain operational, and the chip temperature is
lowered due to the decreased power dissipation in the
transmitter outputs. This protection is essential to
protect against bus line short-circuit-induced damage.
1.3
Receiver Function
In Normal mode, the R
XD
output pin reflects the
differential bus voltage between CANH and CANL. The
Low and High states of the R
XD
output pin correspond
to the Dominant and Recessive states of the CAN bus,
respectively.
2014 Microchip Technology Inc.
DS20005284A-page 3
MCP2561/2FD
1.5
Permanent Dominant Detection
1.6
The MCP2561/2FD device prevents two conditions:
• Permanent Dominant condition on T
XD
• Permanent Dominant condition on the bus
In Normal mode, if the MCP2561/2FD detects an
extended Low state on the T
XD
input, it will disable the
CANH and CANL output drivers in order to prevent the
corruption of data on the CAN bus. The drivers will
remain disabled until T
XD
goes High.
In Standby mode, if the MCP2561/2FD detects an
extended Dominant condition on the bus, it will set the
R
XD
pin to Recessive state. This allows the attached
controller to go to Low-Power mode until the Dominant
issue is corrected. R
XD
is latched High until a
Recessive state is detected on the bus, and the
wake-up function is enabled again.
Both conditions have a time-out of 1.25 ms (typical).
This implies a maximum bit time of 69.44 µs
(14.4 kHz), allowing up to 18 consecutive dominant bits
on the bus.
Power-On Reset (POR) and
Undervoltage Detection
The MCP2561/2FD has undervoltage detection on
both supply pins: V
DD
and V
IO
. Typical undervoltage
thresholds are 1.2V for V
IO
and 4V for V
DD
.
When the device is powered on, CANH and CANL
remain in a high-impedance state until both V
DD
and
V
IO
exceed their undervoltage levels. Once powered
on, CANH and CANL will enter a high-impedance state
if the voltage level at V
DD
drops below the undervoltage
level, providing voltage brown-out protection during
normal operation.
In Normal mode, the receiver output is forced to
Recessive state during an undervoltage condition on
V
DD
. In Standby mode, the low-power receiver is only
enabled when both V
DD
and V
IO
supply voltages rise
above their respective undervoltage thresholds. Once
these threshold voltages are reached, the low-power
receiver is no longer controlled by the POR comparator
and remains operational down to about 2.5V on the
V
DD
supply (MCP2561/2FD). The MCP2562FD
transfers data to the R
XD
pin down to 1.8V on the V
IO
supply.
1.7
Pin Descriptions
MCP2561/2FD PIN DESCRIPTIONS
Pin Function
Transmit Data Input
Ground
Supply Voltage
Receive Data Output
Common Mode Stabilization -
MCP2561FD
only
Digital I/O Supply Pin -
MCP2562FD
only
CAN Low-Level Voltage I/O
CAN High-Level Voltage I/O
Standby Mode Input
Exposed Thermal Pad
Table 1-2 describes the pinout.
TABLE 1-2:
MCP2561FD MCP2561FD MCP2562FD MCP2562FD
Symbol
3x3 DFN
PDIP, SOIC
3x3 DFN
PDIP, SOIC
1
2
3
4
5
—
6
7
8
9
1
2
3
4
5
—
6
7
8
—
1
2
3
4
—
5
6
7
8
9
1
2
3
4
—
5
6
7
8
—
T
XD
V
SS
V
DD
R
XD
SPLIT
V
IO
CANL
CANH
STBY
EP
DS20005284A-page 4
2014 Microchip Technology Inc.
MCP2561/2FD
1.7.1
TRANSMITTER DATA
INPUT PIN (T
XD
)
1.7.6
V
IO
PIN (MCP2562FD ONLY)
The CAN transceiver drives the differential output pins
CANH and CANL according to T
XD
. It is usually
connected to the transmitter data output of the CAN
controller device. When T
XD
is Low, CANH and CANL
are in the Dominant state. When T
XD
is High, CANH
and CANL are in the Recessive state, provided that
another CAN node is not driving the CAN bus with a
Dominant state. T
XD
is connected to an internal pull-up
resistor (nominal 33 k) to V
DD
or V
IO
, in the
MCP2561FD or MCP2562FD, respectively.
Supply for digital I/O pins. In the MCP2561FD, the
supply for the digital I/O (T
XD
, R
XD
and STBY) is
internally connected to V
DD
.
1.7.7
CAN LOW PIN (CANL)
The CANL output drives the Low side of the CAN
differential bus. This pin is also tied internally to the
receive input comparator. CANL disconnects from the
bus when MCP2561/2FD is not powered.
1.7.8
CAN HIGH PIN (CANH)
1.7.2
GROUND SUPPLY PIN (V
SS
)
Ground supply pin.
1.7.3
SUPPLY VOLTAGE PIN (V
DD
)
The CANH output drives the high-side of the CAN
differential bus. This pin is also tied internally to the
receive input comparator. CANH disconnects from the
bus when MCP2561/2FD is not powered.
Positive supply voltage pin. Supplies transmitter and
receiver, including the wake-up receiver.
1.7.9
STANDBY MODE INPUT PIN (STBY)
1.7.4
RECEIVER DATA
OUTPUT PIN (R
XD
)
R
XD
is a CMOS-compatible output that drives High or
Low depending on the differential signals on the CANH
and CANL pins, and is usually connected to the
receiver data input of the CAN controller device. R
XD
is
High when the CAN bus is Recessive, and Low in the
Dominant state. R
XD
is supplied by V
DD
or V
IO
, in the
MCP2561FD or MCP2562FD, respectively.
This pin selects between Normal or Standby mode. In
Standby mode, the transmitter, high speed receiver and
SPLIT are turned off, only the low power receiver and
wake-up filter are active. STBY is connected to an
internal MOS pull-up resistor to V
DD
or V
IO
, in the
MCP2561FD or MCP2562FD, respectively. The value
of the MOS pull-up resistor depends on the supply volt-
age. Typical values are 660 k for 5V, 1.1 M for 3.3V
and 4.4 M for 1.8V
1.7.10
EXPOSED THERMAL PAD (EP)
1.7.5
SPLIT PIN (MCP2561FD ONLY)
Reference Voltage Output (defined as V
DD
/2). The pin
is only active in Normal mode. In Standby mode, or
when V
DD
is off, SPLIT floats.
It is recommended that this pad is connected to V
SS
for
the enhancement of electromagnetic immunity and
thermal resistance.
2014 Microchip Technology Inc.
DS20005284A-page 5
Power technology
京公网安备 11010802033920号
EEWORLD
