MC14519BCP datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC14519BCP

MC14519BCP: Description4-Bit AND/OR Selector or Quad 2-Channel Data Selector or Quad Exclusive nor gate; Categorylogic logic; File Size100KB，6 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MC14519BCP Overview

4-Bit AND/OR Selector or Quad 2-Channel Data Selector or Quad Exclusive nor gate

MC14519BCP Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Motorola ( NXP )
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknow
Other features	CONFIGURABLE AS 2:1 MUX
series	4000/14000/40000
JESD-30 code	R-PDIP-T16
JESD-609 code	e0
length	19.175 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	XNOR GATE
MaximumI(ol)	0.00064 A
Number of functions	4
Number of entries	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5/15 V
Prop。Delay @ Nom-Su	500 ns
propagation delay (tpd)	500 ns
Certification status	Not Qualified
Maximum seat height	4.44 mm
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

Preview

Download Datasheet

View All

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

MC14519B

4-Bit AND/OR Selector or

Quad 2-Channel Data Selector

or Quad Exclusive NOR" Gate

The MC14519B is constructed with MOS P–channel and N–channel

enhancement mode devices in a monolithic structure. These complementary

MOS logic gates find primary use where low power dissipation and/or high

noise immunity is desired.

This device provides three functions in one package; a 4–Bit AND/OR

Selector, a Quad 2–Channel Data Selector, or a Quad Exclusive NOR Gate.

•

Diode Protection on All Inputs

•

Supply Voltage Range = 3.0 Vdc to 18 Vdc

•

Capable of Driving Two Low–power TTL Loads or One Low–power

Schottky TTL Load Over the Rated Temperature Range

•

Plug–in Replacement for CD4019 in Most Applications

L SUFFIX

CERAMIC

CASE 620

P SUFFIX

PLASTIC

CASE 648

D SUFFIX

SOIC

CASE 751B

ORDERING INFORMATION

MC14XXXBCP

MC14XXXBCL

MC14XXXBD

Plastic

Ceramic

SOIC

LOGIC DIAGRAM

CONTROL

INPUTS

DATA

INPUTS

13 Z3

12 Z2

11 Z1

10 Z0

TA = – 55° to 125°C for all packages.

TRUTH TABLE

Control Inputs

Output

NOTE: Xn

Yn means Xn

(Exclusive–NOR) Yn

X3 15

VDD = PIN 16

VSS = PIN 8

REV 3

1/94

MOTOROLA CMOS LOGIC DATA

Motorola, Inc. 1995

MC14519B

MC14519BCP Related Products

	MC14519BCP	MC14519B	MC14519BD	MC14519BCL
Description	4-Bit AND/OR Selector or Quad 2-Channel Data Selector or Quad Exclusive nor gate	4-Bit AND/OR Selector or Quad 2-Channel Data Selector or Quad Exclusive nor gate	4-Bit AND/OR Selector or Quad 2-Channel Data Selector or Quad Exclusive nor gate	4-Bit AND/OR Selector or Quad 2-Channel Data Selector or Quad Exclusive nor gate
Maker	Motorola ( NXP )	-	Motorola ( NXP )	Motorola ( NXP )
package instruction	DIP, DIP16,.3	-	SOP, SOP16,.25	DIP, DIP16,.3
Reach Compliance Code	unknow	-	unknow	unknow
Other features	CONFIGURABLE AS 2:1 MUX	-	CONFIGURABLE AS 2:1 MUX	CONFIGURABLE AS 2:1 MUX
series	4000/14000/40000	-	4000/14000/40000	4000/14000/40000
JESD-30 code	R-PDIP-T16	-	R-PDSO-G16	R-GDIP-T16
JESD-609 code	e0	-	e0	e0
length	19.175 mm	-	9.9 mm	19.3 mm
Load capacitance (CL)	50 pF	-	50 pF	50 pF
Logic integrated circuit type	XNOR GATE	-	XNOR GATE	XNOR GATE
MaximumI(ol)	0.00064 A	-	0.00064 A	0.00064 A
Number of functions	4	-	4	4
Number of entries	2	-	2	2
Number of terminals	16	-	16	16
Maximum operating temperature	125 °C	-	125 °C	125 °C
Minimum operating temperature	-55 °C	-	-55 °C	-55 °C
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED
encapsulated code	DIP	-	SOP	DIP
Encapsulate equivalent code	DIP16,.3	-	SOP16,.25	DIP16,.3
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	-	SMALL OUTLINE	IN-LINE
power supply	5/15 V	-	5/15 V	5/15 V
Prop。Delay @ Nom-Su	500 ns	-	500 ns	500 ns
propagation delay (tpd)	500 ns	-	500 ns	500 ns
Certification status	Not Qualified	-	Not Qualified	Not Qualified
Maximum seat height	4.44 mm	-	1.75 mm	4.19 mm
Maximum supply voltage (Vsup)	18 V	-	18 V	18 V
Minimum supply voltage (Vsup)	3 V	-	3 V	3 V
Nominal supply voltage (Vsup)	5 V	-	5 V	5 V
surface mount	NO	-	YES	NO
technology	CMOS	-	CMOS	CMOS
Temperature level	MILITARY	-	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	-	GULL WING	THROUGH-HOLE
Terminal pitch	2.54 mm	-	1.27 mm	2.54 mm
Terminal location	DUAL	-	DUAL	DUAL
width	7.62 mm	-	3.9 mm	7.62 mm

Recommended Resources

FET op amp microphone mixer

Utilizing triple frequency voltage speed saturation zero sequence current protection circuit

50MHz, 10W transmitter

Emergency wiring of AC contactor lacking auxiliary contacts B

Polyphonic music + voice reporting + colorful backlight + color screen animation circuit 2

810 computer motherboard circuit diagram_26

About the timer input capture problem of STM32: After TIM1 is enabled, when a rising edge is captured, an input capture event occurs. If the interrupt is set, an interrupt will be generated. At this time, the counter TIM2_CNT is transferred to the ...; zhpg009 stm32/stm8

Problems with msp430 analog-to-digital conversion AD: Using AD to sample a voltage signal, the displayed value is 710 after power on and is stable. After about 5 minutes, the value changes to 692 What's going on? The internal 1.5V reference is used. Has ...; k410533234 Microcontroller MCU

CC4096------Gate input master-slave J-K trigger: Simple schematic diagram and process assembly of master-slave JK trigger of gate input circuit...; rain Analog electronics

[Design Tools] Using Xilinx FPGA to create high-end bit-accurate and cycle-accurate floating-point DSP algorithm implementation solutions: Current trends in system requirements and available FPGAs are driving floating point implementations to become more reusable. This white paper and video explain how (unlike other design flows) DSP Sys...; GONGHCU FPGA/CPLD

wince add arabic fonts through CF card: I added the following content in project.reg [HKEY_LOCAL_MACHINE\SOFTWARE\Microsoft\FontPath] "FontPath"="\\Hard Disk\\Font" ; The directory where the font file is located [HKEY_LOCAL_MACHINE\SOFTWARE...; hzw9111 Embedded System

[The problem still exists, Odeshenna! ]: I thought it was solved, but it still doesn't work! Current situation: The computer sends a signal to the LED display screen, and the 433 wireless module is used in the middle for transmission. The se...; gzmslinzy Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components