EEWORLDEEWORLDEEWORLD

Part Number

Search

DSP56001RC20

Description
24-Bit General Purpose Digital Signal Processor
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size506KB,64 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

DSP56001RC20 Overview

24-Bit General Purpose Digital Signal Processor

DSP56001RC20 Parametric

Parameter NameAttribute value
MakerMotorola ( NXP )
Parts packaging codePGA
package instructionPGA,
Contacts88
Reach Compliance Codeunknow
Address bus width16
barrel shifterNO
bit size24
boundary scanNO
maximum clock frequency20 MHz
External data bus width24
FormatFIXED POINT
Internal bus architectureMULTIPLE
JESD-30 codeS-CPGA-P88
JESD-609 codee0
length34.545 mm
low power modeYES
Number of terminals88
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Certification statusNot Qualified
Maximum seat height3.05 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyHCMOS
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
width34.545 mm
uPs/uCs/peripheral integrated circuit typeDIGITAL SIGNAL PROCESSOR, OTHER
MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA
24-Bit General Purpose
Digital Signal Processor
Order this document
by DSP56001/D
DSP56001
Pin Grid Array (PGA)
Available in an 88 pin ceramic
through-hole package.
Ceramic Quad Flat Pack (CQFP)
The DSP56001 is a member of Motorola’s family of
Available in a 132 pin, small footprint,
HCMOS, low-power, general purpose Digital Signal
surface mount package.
Processors. The DSP56001 features 512 words of full
speed, on-chip program RAM (PRAM) memory, two
Plastic Quad Flat Pack (PQFP)
256 word data RAMs, two preprogrammed data
Available in a 132 pin, small footprint,
ROMs, and special on-chip bootstrap hardware to per-
surface mount package.
mit convenient loading of user programs into the pro-
gram RAM. It is an off-the-shelf part since the program
memory is user programmable. The core of the processor consists of three execution units operating in parallel — the data ALU,
the address generation unit, and the program controller. The DSP56001 has MCU-style on-chip peripherals, program and data
memory, as well as a memory expansion port. The MPU-style programming model and instruction set make writing efficient, com-
pact code, straightforward.
The high throughput of the DSP56001 makes it well-suited for communication, high-speed control, numeric processing, computer
and audio applications. The key features which facilitate this throughput are:
Speed
Precision
Parallelism
At 16.5 million instructions per second (MIPS) with a 33 MHz clock, the DSP56001 can execute
a 1024 point complex Fast Fourier Transform in1.98 milliseconds (66,240 clock cycles).
The data paths are 24 bits wide thereby providing 144 dB of dynamic range; intermediate results
held in the 56-bit accumulators can range over 336 dB.
The data ALU, address arithmetic units, and program controller operate in parallel so that an in-
struction prefetch, a 24x24-bit multiplication, a 56-bit addition, two data moves, and two address
pointer updates using one of three types of arithmetic (linear, modulo, or reverse carry) can be
executed in a single instruction cycle. This parallelism allows a four coefficient Infinite Impulse Re-
sponse (IIR) filter section to be executed in only four cycles, the theoretical minimum for a single
multiplier architecture.
In addition to the three independent execution units, the DSP56001 has six on-chip memories,
three on-chip MCU style peripherals (Serial Communication Interface, Synchronous Serial Inter-
face, and Host Interface), a clock generator and seven buses (three address and four data), mak-
ing the overall system functionally complete and powerful, but also very low cost, low power, and
compact.
The three-stage instruction pipeline is essentially invisible to the programmer thus allowing
straightforward program development in either assembly language or a high-level language such
as ANSI C.
The 62 instruction mnemonics are MCU-like making the transition from programming micropro-
cessors to programming the DSP56001 digital signal processor as easy as possible. The orthog-
onal syntax supports control of the parallel execution units. This syntax provides 12,808,830 dif-
ferent instruction variations using the 62 instruction mnemonics. The no-overhead DO instruction
and the REPEAT (REP) instruction make writing straight-line code obsolete.
The DSP56001 is identical to the DSP56000 except that it has 512x24-bits of on-chip program
RAM instead of 3.75K of program ROM; a 32x24-bit bootstrap ROM for loading the program RAM
from either a byte-wide memory mapped ROM or via the Host Interface; and the on-chip X and Y
Data ROMs have been preprogrammed as positive Mu- and A-Law to linear expansion tables and
a full, four quadrant sine wave table, respectively.
As a CMOS part, the DSP56001 is inherently very low power; however, three other features can
reduce power consumption to an exceptionally low level.
— The WAIT instruction shuts off the clock in the central processor portion of the DSP56001.
— The STOP instruction halts the internal oscillator.
— Power increases linearly (approximately) with frequency; thus, reducing the clock frequency
reduces power consumption.
Integration
Invisible Pipeline
Instruction Set
DSP56000/DSP56001
Compatibility
Low Power
This document contains information on a new product. Specifications and information herein are subject to change without notice.
©
MOTOROLA INC., 1992
Rev. 3
May 4, 1998

DSP56001RC20 Related Products

DSP56001RC20 DSP56001 DSP56001FE20 DSP56001FC20 DSP56001RC27 DSP56001RC33 DSP56001FE33 DSP56001FE27 DSP56001FC33 DSP56001FC27
Description 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor 24-Bit General Purpose Digital Signal Processor
Maker Motorola ( NXP ) - Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP )
Parts packaging code PGA - QFP QFP PGA PGA QFP QFP QFP QFP
package instruction PGA, - QFP, LFQFP, PGA, PGA, QFP, QFP, LFQFP, LFQFP,
Contacts 88 - 132 132 88 88 132 132 132 132
Reach Compliance Code unknow - unknow unknow unknow unknow unknow unknow unknow unknow
Address bus width 16 - 16 16 16 16 16 16 16 16
barrel shifter NO - NO NO NO NO NO NO NO NO
boundary scan NO - NO NO NO NO NO NO NO NO
maximum clock frequency 20 MHz - 20 MHz 20 MHz 27 MHz 33 MHz 33 MHz 27 MHz 33 MHz 27 MHz
External data bus width 24 - 24 24 24 24 24 24 24 24
Format FIXED POINT - FIXED POINT FIXED POINT FIXED POINT FIXED POINT FIXED POINT FIXED POINT FIXED POINT FIXED POINT
Internal bus architecture MULTIPLE - MULTIPLE MULTIPLE MULTIPLE MULTIPLE MULTIPLE MULTIPLE MULTIPLE MULTIPLE
JESD-30 code S-CPGA-P88 - S-CQFP-G132 S-PQFP-G132 S-CPGA-P88 S-CPGA-P88 S-CQFP-G132 S-CQFP-G132 S-PQFP-G132 S-PQFP-G132
JESD-609 code e0 - e0 e0 e0 e0 e0 e0 e0 e0
length 34.545 mm - 22.352 mm 20 mm 34.545 mm 34.545 mm 22.352 mm 22.352 mm 20 mm 20 mm
low power mode YES - YES YES YES YES YES YES YES YES
Number of terminals 88 - 132 132 88 88 132 132 132 132
Package body material CERAMIC, METAL-SEALED COFIRED - CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code PGA - QFP LFQFP PGA PGA QFP QFP LFQFP LFQFP
Package shape SQUARE - SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY - FLATPACK FLATPACK, LOW PROFILE, FINE PITCH GRID ARRAY GRID ARRAY FLATPACK FLATPACK FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 3.05 mm - 4.318 mm 1.6 mm 3.05 mm 3.05 mm 4.318 mm 4.318 mm 1.6 mm 1.6 mm
Maximum supply voltage 5.5 V - 5.5 V 5.5 V 5.5 V 5.25 V 5.25 V 5.5 V 5.25 V 5.5 V
Minimum supply voltage 4.5 V - 4.5 V 4.5 V 4.5 V 4.75 V 4.75 V 4.5 V 4.75 V 4.5 V
Nominal supply voltage 5 V - 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO - YES YES NO NO YES YES YES YES
technology HCMOS - HCMOS HCMOS HCMOS HCMOS HCMOS HCMOS HCMOS HCMOS
Terminal surface Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form PIN/PEG - GULL WING GULL WING PIN/PEG PIN/PEG GULL WING GULL WING GULL WING GULL WING
Terminal pitch 2.54 mm - 0.635 mm 0.5 mm 2.54 mm 2.54 mm 0.635 mm 0.635 mm 0.5 mm 0.5 mm
Terminal location PERPENDICULAR - QUAD QUAD PERPENDICULAR PERPENDICULAR QUAD QUAD QUAD QUAD
width 34.545 mm - 22.352 mm 20 mm 34.545 mm 34.545 mm 22.352 mm 22.352 mm 20 mm 20 mm
uPs/uCs/peripheral integrated circuit type DIGITAL SIGNAL PROCESSOR, OTHER - DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER
ECCN code - - - - 3A991.A.2 3A991.A.2 3A991.A.2 3A991.A.2 3A991.A.2 3A991.A.2
NUCLEO_G431RB Review (2) Driving OLED
[i=s]This post was last edited by wenyangzeng on 2019-9-18 20:56[/i]NUCLEO_G431RB Review (2) Driving OLEDFirst, create a project in STM32 CubeMX to drive the OLED display. Select the STM32G431RB chip....
wenyangzeng stm32/stm8
【Design Tools】Bus Master DMA Reference Design for PCI Express Enhanced Endpoint Block Core
In this application note, Jake Wiltgen describes how to design and implement a bus master direct memory access (DMA) design for the PCI Express Enhanced Endpoint Block Wrapper core using a Virtex-5 FP...
GONGHCU FPGA/CPLD
Causes and graphic maintenance of emergency lighting and evacuation indicator lights
[list] [*][color=#0000ff]In recent years, due to the continuous occurrence of accidents with heavy casualties caused by fires in public places, in order to avoid the situation that when a building cat...
qwqwqw2088 DIY/Open Source Hardware
R7F0C802x Easy Start Experience
[i=s]This post was last edited by youki12345 on 2014-8-1 22:50[/i] [align=left]Today I received a call saying that there was a Yuantong package. Haha, my NCE development kit has arrived. I went downst...
youki12345 Renesas Electronics MCUs
BB Solution Progress 2 (High-speed data acquisition and DDS signal generation based on BB and FPGA)
[i=s]This post was last edited by Heifila on 2014-6-4 12:03[/i] [align=left][color=#000000][font=宋体][size=12.0pt]DDS[/size][/font][font=宋体][size=12.0pt]Signal generation:[/size][/font][/color][/align]...
黑非拉 DSP and ARM Processors
[Low Power] Artix-7 FPGA Series Data Collection (Part 2)
Very complete Artix-7 FPGA series information. I hope that all forum members will support and contribute to low power consumption. 7 Series FPGAs User Guides 7 Series FPGAs Package Specifications [[i]...
hangsky FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 886  1401  573  674  2041  18  29  12  14  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号