EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74HC42

Description
1-of-10 Decoder High-Performance Silicon-Gate CMOS
File Size79KB,5 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Compare View All

MC74HC42 Overview

1-of-10 Decoder High-Performance Silicon-Gate CMOS

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
1-of-10 Decoder
High–Performance Silicon–Gate CMOS
The MC74HC42 is identical in pinout to the LS42. The device inputs are
compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
The HC42 decodes a BCD Address to one–of–ten active low outputs. For
Address inputs with a hexadecimal equivalent greater than 9, all outputs,
Y0 – Y9, remain high (inactive).
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1
µA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 104 FETs or 26 Equivalent Gates
16
1
MC74HC42
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
16
1
D SUFFIX
SOIC PACKAGE
CASE 751B–05
ORDERING INFORMATION
MC74HCXXN
MC74HCXXD
Plastic
SOIC
PIN ASSIGNMENT
LOGIC DIAGRAM
Y0
Y1
1
A0
(LSB)
15
2
3
A1
BCD
ADDRESS
INPUTS
A2
13
14
4
5
6
7
9
10
A3
(MSB)
12
11
Y2
Y0
Y1
Y2
Y3
GND
Y4
Y5
Y6
Y7
Y8
Y9
ACTIVE LOW
OUTPUTS
8
9
Y7
Y3
Y4
Y5
Y6
1
2
3
4
5
6
7
16
15
14
13
12
11
10
VCC
A0
A1
A2
A3
Y9
Y8
PIN 16 = VCC
PIN 8 = GND
10/95
©
Motorola, Inc. 1995
1
REV 6

MC74HC42 Related Products

MC74HC42 MC74HC42D MC74HC42N
Description 1-of-10 Decoder High-Performance Silicon-Gate CMOS 1-of-10 Decoder High-Performance Silicon-Gate CMOS 1-of-10 Decoder High-Performance Silicon-Gate CMOS
Is it Rohs certified? - incompatible incompatible
Maker - Motorola ( NXP ) Motorola ( NXP )
package instruction - SOP, SOP16,.25 DIP,
Reach Compliance Code - unknow unknow
ECCN code - EAR99 EAR99
series - HC/UH HC/UH
Input adjustment - STANDARD STANDARD
JESD-30 code - R-PDSO-G16 R-PDIP-T16
JESD-609 code - e0 e0
length - 9.9 mm 19.175 mm
Load capacitance (CL) - 50 pF 50 pF
Logic integrated circuit type - DECIMAL DECODER/DRIVER DECIMAL DECODER/DRIVER
Number of functions - 1 1
Number of terminals - 16 16
Maximum operating temperature - 125 °C 125 °C
Minimum operating temperature - -55 °C -55 °C
Output polarity - INVERTED INVERTED
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - SOP DIP
Package shape - RECTANGULAR RECTANGULAR
Package form - SMALL OUTLINE IN-LINE
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED
propagation delay (tpd) - 45 ns 45 ns
Certification status - Not Qualified Not Qualified
Maximum seat height - 1.75 mm 4.44 mm
Maximum supply voltage (Vsup) - 6 V 6 V
Minimum supply voltage (Vsup) - 2 V 2 V
Nominal supply voltage (Vsup) - 5 V 5 V
surface mount - YES NO
technology - CMOS CMOS
Temperature level - MILITARY MILITARY
Terminal surface - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form - GULL WING THROUGH-HOLE
Terminal pitch - 1.27 mm 2.54 mm
Terminal location - DUAL DUAL
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED
width - 3.9 mm 7.62 mm

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2552  2580  2801  407  1598  52  57  9  33  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号