EEWORLDEEWORLDEEWORLD

Part Number

Search

SL1461SA

Description
Wideband PLL FM Demodulator
File Size536KB,13 Pages
ManufacturerZarlink Semiconductor (Microsemi)
Websitehttp://www.zarlink.com/
Download Datasheet Compare View All

SL1461SA Overview

Wideband PLL FM Demodulator

SL1461SA
Wideband PLL FM Demodulator
Advance Information
The SL1461SA is a wideband PLL FM demodulator,
intended primarily for application in satellite tuners.
The device contains all elements necessary, with the
exception of external oscillator sustaining network and loop
feedback components, to form a complete PLL system
operating at frequencies up to 800MHz.
An AFC with window adjust is provided, whose output
signal can be used to correct for any frequency drift at the head
end local oscillator.
DS4358
ISSUE 1.3
September 1999
Ordering Information
SL1461SA/KG/MPAS
FEATURES
I
Single chip PLL system for wideband FM
demodulation
I
Simple low component count application
I
Allows for application of threshold extension
I
Fully balanced low radiation design
I
High operating input sensivity
I
Improved VCO stability with variations in supply or
temperature
I
AGC detect and bias adjust
I
75Ω video output drive with low distortion levels
I
Dynamic self biasing analog AFC
I
Full ESD Protection*
* Normal ESD handling procedures should be observed
AFC PUMP
AFC WINDOW ADJUST
V
EE
OSCILLATOR +
OSCILLATOR –
AGC BIAS
AGC OUTPUT
RF INPUT
1
2
3
4
5
6
7
8
16
15
AFC OUTPUT
V
CC
VIDEO FEEDBACK +
VIDEO –
VIDEO +
VIDEO FEEDBACK –
VIDEO OUTPUT
RF INPUT
SL1461SA
14
13
12
11
10
9
MP16
Fig.1 Pin connections - top view
APPLICATIONS
I
Satellite receiver systems
I
Data communications Systems
AGC BIAS
RF INPUTS
AGC OUTPUT
6
8
9
7
14
12
13
11
VIDEO
FEEDBACK +
VIDEO +
VIDEO –
VIDEO
FEEDBACK –
VIDEO
OUTPUT
AFC PUMP
AFC OUTPUT
10
1
LOCAL
OSCILLATOR
AFC WINDOW
ADJUST
4
5
16
2
Fig.2 SL1461SA block diagram

SL1461SA Related Products

SL1461SA SL1461MPAS SL1461KG
Description Wideband PLL FM Demodulator Wideband PLL FM Demodulator Wideband PLL FM Demodulator
【GD32E231_DIY】-02: Development environment construction and creating a new project
I am the third batch of candidates. I just got the board. Many netizens have already completed the development environment and created a new project. Let's step on the shoulders of giants and move for...
sf116 GD32 MCU
Warm congratulations to Altera's new section
Warm congratulations to Altera's new section. The people of Hubei sent a congratulatory message hoping that the administrator can organize a preferential purchase activity for the MAX 10 development b...
fxyc87 FPGA/CPLD
About FPGA
I heard from a teacher at school that few companies will hire undergraduates who study FPGA. Can you please give me some advice? Is this the case?...
萤点 FPGA/CPLD
I2C program help
Can anyone who has used 28027 I2C send me a routine program, or a function to send and receive data? Thanks...
重新开始 Microcontroller MCU
TI C64X DSP interrupt vector table configuration (hardware interrupt)
1. Write an interrupt service routine Write an ISR function c_intXX in the .c source file for interrupt processing, such as: interrupt void c_intXX (void) { …; } Note: For hardware interrupts, XX = 00...
火辣西米秀 DSP and ARM Processors
Job--Suitable for FPGA-related development work
I graduated from Wuhan University with a major in communication engineering and am currently studying for a master's degree in electronics at Wuhan University. I participated in the 2009 National Coll...
huangteng Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 402  491  2717  17  254  9  10  55  1  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号