EEWORLDEEWORLDEEWORLD

Part Number

Search

8325

Description
FEMALE, D SUBMINIATURE CONNECTOR, IDC, SOCKET
Categorysemiconductor    Other integrated circuit (IC)   
File Size138KB,1 Pages
ManufacturerFILTRAN
Websitehttp://www.filtran.com/
Download Datasheet Compare View All

8325 Online Shopping

Suppliers Part Number Price MOQ In stock  
8325 - - View Buy Now

8325 Overview

FEMALE, D SUBMINIATURE CONNECTOR, IDC, SOCKET

RJ-45/USB
10/100 BASE-T Module
with Dual USB
8324-8326
• Complies with IEEE standards and all 10/100 Ethernet specifications
including 350µH with 8mA DC bias
• Various turns ratio options available
• Integrated Mag-modular design provides higher reliability and conserves
minimizing PCB space
• Various LED options available
• Single port shield RJ-45 with dual USB
• Operating temperature: -40°C to +85°C
Mechanical and Schematic
(All dimensions in inches)
SCHEMATIC
PCB LAYOUT
(component side view)
Part
Number
8324
8325
8326
Description
LED-L
Yellow
Green
Green
LED-R
Green
Yellow
Green
ELECTRICAL SPECIFICATION @ 25˚C
Transmitter Filter
8324-8326
Receiver Filter
Insertion Loss
dB MAX
1-100 MHz
-1.0
Insertion Loss
dB MAX
1-100 MHz
-1.0
Return Loss
dB MIN (load 100
Ω)
1-30 MHz
-20
30-60 MHz
-15
60-80 MHz
-11
Return Loss
dB MIN (load 100
Ω)
1-30 MHz
-20
30-60 MHz
-17
60-80 MHz
-15
ISSUE: D
03/06/03
Common Mode Rejection @1-100 MHz : -30dB MIN
Crosstalk @1-100 MHz : -30dB MIN
Primary Inductance @100kHz, 0.1Vrms, 8mA DC Bias (2-3), (4-5): 350µH MIN
Hipot:
Input(2-3) to Output(1-2): 1500Vrms, 1.0mA, 1sec
Input(4-5) to Output(3-6): 1500Vrms, 1.0mA, 1sec
229 Colonnade Road, Ottawa, Ontario, Canada K2E 7K3
Tel: (613) 226-1626 Fax: (613) 226-7124
www.filtran.com
An ISO 9001 Registered Company

8325 Related Products

8325 8324 8326
Description FEMALE, D SUBMINIATURE CONNECTOR, IDC, SOCKET FEMALE, D SUBMINIATURE CONNECTOR, IDC, SOCKET FEMALE, D SUBMINIATURE CONNECTOR, IDC, SOCKET
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335...
eddy326 Embedded System
Summary of works participating in the "Willful DIY" activity
[font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][...
eric_wang DIY/Open Source Hardware
[Sipeed LicheeRV 86 Panel Review] 14. lvgl displays images and local time
[i=s]This post was last edited by sonicfirr on 2022-4-25 21:03[/i]This article records the process of using the lvgl framework to display pictures, and also obtains the local time of the system and di...
sonicfirr Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 415  793  630  381  1307  9  16  13  8  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号