SI52112-B3-GTR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> SI52112-B3-GTR

SI52112-B3-GTR: DescriptionProcessor Specific Clock Generator, 100MHz, CMOS, PDSO8, ROHS COMPLIANT, MO-153AA, TSSOP-8; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，20 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric Compare View All

SI52112-B3-GTR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI52112-B3-GTR	-	-	View	Buy Now

SI52112-B3-GTR Overview

Processor Specific Clock Generator, 100MHz, CMOS, PDSO8, ROHS COMPLIANT, MO-153AA, TSSOP-8

SI52112-B3-GTR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	TSSOP,
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	R-PDSO-G8
length	4.4 mm
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	100 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Master clock/crystal nominal frequency	25 MHz
Maximum seat height	1.2 mm
Maximum supply voltage	3.46 V
Minimum supply voltage	3.13 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 2 11 2 - B 3 / B 4

PCI-E

XPRESS

Features



DUAL

UTPUT

LOCK

ENERATOR

PCI-Express Gen 1 and Gen 2



compliant

Low power HCSL differential



output buffers



Supports Serial-ATA (SATA) at

100 MHz



No termination resistors required

25 MHz Crystal Input or Clock



input

Triangular spread spectrum



profile for maximum EMI

reduction (Si52112-B4)

Extended Temperature:

–40 to 85 °C

3.3 V Power supply

Small package 10-pin TDFN

(3x3 mm)

Si52112-B3 does not support

spread spectrum outputs

Si52112-B4 supports 0.5% down

spread outputs

For PCIe Gen3 applications, see

Si52112-B5/B6

Ordering Information:

See page 13

Applications

Network Attached Storage



Multi-function Printer



Pin Assignments

Wireless Access Point



Routers



VDD

XOUT

VDD

DIFF2

DIFF1

Description

XIN/CLKIN

Si52112-B3/B4 is a high-performance, PCIe clock generator that can

source two PCIe clocks from a 25 MHz crystal or clock input. The clock

outputs are compliant to PCIe Gen 1 and Gen 2 specifications. The ultra-

small footprint (3x3 mm) and industry leading low power consumption

make Si52112-B3/B4 the ideal clock solution for consumer and

embedded applications.

VSS

Patents pending

VDD

DIFF1

XIN/CLKIN

XOUT

PLL

Divider

DIFF2

VSS

Rev 1.2

Si52112-B3/B4

Si52112-B3/B4

ABLE

Section

ONTENTS

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Crystal Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7

2.1. Crystal Loading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7

2.2. Calculating Load Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8

3. Test and Measurement Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

4. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

4.1. 10-Pin TDFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

4.2. 8-Pin TSSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

5. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

6. Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14

6.1. TDFN Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

6.2. TSSOP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

7. Recommended Design Guideline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Rev 1.2

SI52112-B3-GTR Related Products

	SI52112-B3-GTR	SI52112-B3-GM2R	SI52112-B4-GM2	SI52112-B3-GT	SI52112-B4-GM2R	SI52112-B3-GM2	SI52112-B4-GT	SI52112-B4-GTR
Description	Processor Specific Clock Generator, 100MHz, CMOS, PDSO8, ROHS COMPLIANT, MO-153AA, TSSOP-8	Processor Specific Clock Generator, 100MHz, CMOS, PDSO10, 3 X 3 MM, ROHS COMPLIANT, MO-229, TDFN-10	Processor Specific Clock Generator, 100MHz, CMOS, PDSO10, 3 X 3 MM, ROHS COMPLIANT, MO-229, TDFN-10	Processor Specific Clock Generator, 100MHz, CMOS, PDSO8, ROHS COMPLIANT, MO-153AA, TSSOP-8	Processor Specific Clock Generator, 100MHz, CMOS, PDSO10, 3 X 3 MM, ROHS COMPLIANT, MO-229, TDFN-10	Processor Specific Clock Generator, 100MHz, CMOS, PDSO10, 3 X 3 MM, ROHS COMPLIANT, MO-229, TDFN-10	Processor Specific Clock Generator, 100MHz, CMOS, PDSO8, ROHS COMPLIANT, MO-153AA, TSSOP-8	Processor Specific Clock Generator, 100MHz, CMOS, PDSO8, ROHS COMPLIANT, MO-153AA, TSSOP-8
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
package instruction	TSSOP,	HVSON,	HVSON,	TSSOP,	HVSON,	HVSON,	TSSOP,	TSSOP,
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
JESD-30 code	R-PDSO-G8	S-PDSO-N10	S-PDSO-N10	R-PDSO-G8	S-PDSO-N10	S-PDSO-N10	R-PDSO-G8	R-PDSO-G8
length	4.4 mm	3 mm	3 mm	4.4 mm	3 mm	3 mm	4.4 mm	4.4 mm
Number of terminals	8	10	10	8	10	10	8	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Maximum output clock frequency	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	HVSON	HVSON	TSSOP	HVSON	HVSON	TSSOP	TSSOP
Package shape	RECTANGULAR	SQUARE	SQUARE	RECTANGULAR	SQUARE	SQUARE	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Master clock/crystal nominal frequency	25 MHz	25 MHz	25 MHz	25 MHz	25 MHz	25 MHz	25 MHz	25 MHz
Maximum seat height	1.2 mm	0.8 mm	0.8 mm	1.2 mm	0.8 mm	0.8 mm	1.2 mm	1.2 mm
Maximum supply voltage	3.46 V	3.46 V	3.46 V	3.46 V	3.46 V	3.46 V	3.46 V	3.46 V
Minimum supply voltage	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	NO LEAD	NO LEAD	GULL WING	NO LEAD	NO LEAD	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.5 mm	0.5 mm	0.65 mm	0.5 mm	0.5 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches	1	1	1	1	1	1	1	1
Is Samacsys	-	N	N	N	N	N	-	-

Recommended Resources

Breeze block circuit using reactor to reduce voltage

Excellent performance motor proportional drive circuita

Principle circuit diagram of three basic working modes of non-isolated switching power supply

Light controlled switch circuit diagram of bidirectional thyristor

radar signal detector.gif

Universal frequency converter uses three-wire control motor

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components