The PEEL™22CV10AZ is a Programmable Electrically Erasable
Logic (PEEL™) device that provides a low power alternative to
ordinary PLDs. The PEEL™22CV10AZ is available in 24-pin
DIP, SOIC, TSSOP and 28-pin PLCC packages (see Figure 19). A
“zero-power” (100µA max. I
CC
) standby mode makes the
PEEL™22CV10AZ ideal for power sensitive applications such as
handheld meters, portable communication equipment and lap- top
computers/ peripherals. EE-reprogrammability provides the
convenience of instant reprogramming for development and a
reusable production inventory minimizing the impact of pro-
gramming changes or errors. EE-reprogrammability also
improves factory testability, thus ensuring the highest quality
possible.
The PEEL™22CV10AZ is JEDEC file compatible with standard
22V10 PLDs. Eight additional configurations per macrocell (a
total of 12) are also available by using the “+” software/program-
ming option (i.e., 22CV10AZ+ & 22CV10AZ++). The additional
macrocell configurations allow more logic to be put into every
device, potentially reducing the design's component count and
lowering the power requirements even further.
Development
and
programming
support
for
the
PEEL™22CV10AZ is provided by popular third-party program-
mers and development software. Anachip also offers free Win-
PLACE development software.
Figure 19 Block Diagram
Figure 19 Pin Configuration
I/CLK
I
I
I
I
I
I
I
I
I
I
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
DIP
TSSOP
PLCC
SOIC
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent
accompany the sale of the product.
Rev. 1.0 Dec 16, 2004
1/10
Figure 21 PEEL™22CV10AZ Logic Array Diagram
Anachip Corp.
www.anachip.com.tw
2/10
Rev. 1.0 Dec 16, 2004
Function Description
The implements logic functions as sum-of-products expressions in
a programmable-AND/fixed-OR logic array. User-defined
functions are created by programming the connections of input
signals into the array. User-configurable output structures in the
form of I/O macrocells further increase logic flexibility.
Architecture Overview
The architecture is illustrated in the block diagram of Figure 19.
Twelve dedicated inputs and 10 I/Os provide up to 22 inputs and
10 outputs for creating logic functions (see Figure 21). At the
core of the device is a programmable electrically-erasable AND
array that drives a fixed OR array. With this structure, the
PEEL™22CV10AZ can implement up to 10 sum-of-products
logic expressions.
Associated with each of the ten OR functions is an I/O macrocell
that can be independently programmed to one of four different
configurations in standard 22V10 mode, or any one of 12 config-
urations using the special “Plus” mode. The programmable mac-
rocells allow each I/O to be used to create sequential or
combinatorial logic functions of active-high or active-low polar-
ity, while providing three different feedback paths into the AND
array.
grammer first performs a bulk erase to remove the previous pat-
tern. The erase cycle opens every logical connection in the array.
The device is configured to perform the user-defined function by
programming selected connections in the AND array. (Note that
PEEL™ device programmers automatically program all of the
connections on unused product terms so that they will have no
effect on the output function).
Variable Product Term Distribution
The PEEL™22CV10AZ provides 120 product terms to drive the
10 OR functions. These product terms are distributed among the
outputs in groups of 8, 10, 12, 14, and 16 to form logical sums
(see Figure 21). This distribution allows optimum use of the
device resources.
Programmable I/O Macrocell
The unique twelve-configuration output macrocell provides com-
plete control over the architecture of each output. The ability to
configure each output independently lets you to tailor the config-
uration of the PEEL™22CV10AZ to the precise requirements of
your design.
Macrocell Architecture
Each I/O macrocell, as shown in Figure 20, consists of a D-type
flip-flop and two signal-select multiplexers. The configuration of
the macrocell is determined by four EEPROM bits that control the
multiplexers. These bits determine the output polarity, output type
(registered or non-registered) and input-feedback path (bidi-
rectional I/O, combinatorial feedback). Refer to Table 1. for
details. Four of these macrocells duplicate the functionality of the
industry-standard PAL22V10. (See Figure 21 and Table 1.)
AND/OR Logic Array
The programmable AND array of the PEEL™22CV10AZ
(shown in Figure 21) is formed by input lines intersecting prod- uct
terms. The input lines and product terms are used as follows:
44 Input Lines:
– 24 input lines carry the true and complement of the signals
applied to the 12 input pins
– 20 additional lines carry the true and complement values of
feedback or input signals from the 10 I/Os
133 Product Terms:
– 120 product terms (arranged in 2 groups of 8, 10, 12, 14, and
16) are used to form sum of product functions
– 10 output enable terms (one for each I/O)
– 1 global synchronous preset term
– 1 global asynchronous clear term
– 1 programmable clock term
At each input-line/product-term intersection, there is an
EEPROM memory cell that determines whether or not there is a
logical connection at that intersection. Each product term is
essentially a 44-input AND gate. A product term that is con-
nected to both the true and complement of an input signal will
always be FALSE and therefore will not affect the OR function
that it drives. When all the connections on a product term are
opened, a “don’t care” state exists and that term will always be
TRUE.
Figure 20 Block Diagram of the
PEEL™22CV10A I/O Macrocell
When programming the PEEL™22CV10AZ, the device pro-
Anachip Corp.
www.anachip.com.tw
3/10
Rev. 1.0 Dec 16, 2004
In addition to emulating the four PAL-type output structures
(configurations 3, 4, 9, and 10), The macrocell provides eight
additional configurations. Equivalent circuits for the twelve mac-
rocell configurations are illustrated in Figure 22. These structures
are accessed by specifying the PEEL™22CV10A+ or
PEEL™22CV10A++ option when assembling the equations.
Output Polarity
Each macrocell can be configured to implement active-high or
active-low logic. Programmable polarity eliminates the need for
external inverters.
Output Enable
The output of each I/O macrocell can be enabled or disabled
under the control of its associated programmable output enable
product term. When the logical conditions programmed on the
output enable term are satisfied, the output signal is propagated to
the I/O pin. Otherwise, the output buffer is switched into the
high-impedance state.
Under the control of the output enable term, the I/O pin can func-
tion as a dedicated input, a dedicated output, or a bi-directional I/ O.
Opening every connection on the output enable term will per-
manently enable the output buffer and yield a dedicated output.
Conversely, if every connection is intact, the enable term will
always be logically false and the I/O will function as a dedicated
input.
Figure 21 Equivalent Circuits for the Four Con-
figurations of the I/O Macrocell
Input/Feedback Select
When configuring an I/O macrocell to implement a registered
function (configurations 1 and 2 in Figure 21), the Q output of the
flip-flop drives the feedback term. When configuring an I/O mac-
rocell to implement a combinatorial output (configurations 3 and
4 in Figure 21), the feedback term is taken from the I/O pin. In this
case, the pin can be used as a dedicated input or a bi-direc- tional
I/O (Refer also to Table 1.)
Table 1. PEEL™22CV10A Macrocell
Configuration Bits
Configuration
#
1
2
3
4
Input/Feedback
Select
Register
Feedback
Bi-Directional
I/O
Combinatorial
Register
A
0
1
0
B
0
0
1
Output Select
Active Low
Active High
Active Low
Active High
Programmable Clock Options
A unique feature of the PEEL™22CV10AZ is a programmable
clock multiplexer that allows you to select true or complement
forms of either the input pin or a product-term clock source. This
feature can be accessed by specifying the PEEL™22CV10A++
option when assembling the equations.
When creating a PEEL™ device design, the desired macrocell
configuration is generally specified explicitly in the design file.
When the design is assembled or compiled, the macrocell config-
uration bits are defined in the last lines of the JEDEC program-
ming file.
Output Type
The signal from the OR array can be fed directly to the output pin
(combinatorial function) or latched in the D-type flip-flop (regis-
tered function). The D-type flip-flop latches data on the rising
edge of the clock and is controlled by the global preset and clear
terms. When the synchronous preset term is satisfied, the Q out-
put of the register is set HIGH at the next rising edge of the clock
input. Satisfying the asynchronous clear sets Q LOW, regardless of
the clock state. If both terms are satisfied simultaneously, the clear
will override the preset.
Anachip Corp.
www.anachip.com.tw
4/10
Rev. 1.0 Dec 16, 2004
Figure 22 Equivalent Circuits for the Twelve Configurations of the PEEL™22CV10AZ+ I/O Macrocell
Well, after a few days of hard work, I can finally write something about bare metal. The raw-os package is still quite large and not suitable for my zero-based learning. I am purely learning here usin...
[b]Ah! The image of local programmers has instantly become taller[/b] [b]Repost:[/b][url=http://news.163.com/14/0109/01/9I43JG6600014AED.html]http://news.163.com/14/0109/01/9I43JG6600014AED.html[/url]...
When you first start learning about microcontrollers, you need a development board. We need to have a basic understanding of the components on the development board before we can further learn how to ...
How to find a balance point in the circuit by adjusting the gain first and then the volume, so that when listening with headphones, the volume increases when the gain is adjusted; when the gain remain...
Traditional broadcasting systems generally need to be operated manually at a fixed time, and can only realize one-way broadcasting with few functions. Traditional bell ringing equipment has a singl...[Details]
This program is written to simulate the serial port hardware mechanism. When used, a timed interrupt can be set with a time interval of 1/4 baud rate. The receiving function is called once for ea...[Details]
introduction
my country has a vast territory and a large population. The scale of housing construction is huge, and the amount of residential construction is large and wide. It is still on t...[Details]
As a wireless broadband metropolitan area network standard, WiMAX technology has greater advantages than previous 3.5GHz MMDS products in terms of non-line-of-sight transmission and spectrum utiliz...[Details]
1. Circuit composition
The whole circuit consists of two parts:
1. Power saving control circuit
As shown in the figure below. Including delay circuit and drive circuit.
(1) Delay ci...[Details]
1. Introduction
With the growth of parking demand, the scale of parking lots is becoming larger and larger. A lot of research has been done on intelligent parking lots in China, but most of th...[Details]
Converged processors meet scalability requirements
In current embedded system design, solutions based on MCU, DSP, FPGA and ASIC account for more than 90% of the market share. These solutions ...[Details]
In recent years, the market for mobile/portable devices such as smartphones and laptops has continued to grow rapidly. While these products continue to integrate more new features to enhance the ...[Details]
In this article, the high-performance DSP developed by TI can be used as an effective confidentiality method if it is applied to PC encryption cards.
As an effective network security solution,...[Details]
1. Introduction
Light control circuit plays a vital role in urban street lamps or corridor lighting. With light control circuit, the lights can be automatically turned on and off according to ...[Details]
DSP (digital signal processor) is used more and more frequently in today's engineering applications. There are three main reasons for this: first, it has powerful computing power and is capable of ...[Details]
To differentiate their products in a crowded and competitive market, manufacturers of handheld devices often consider battery life and power management as key selling points for cell phones, PDAs, ...[Details]
July 11, 2012, Beijing - Altera Corporation (NASDAQ: ALTR) today announced the launch of 40-Gbps Ethernet (40GbE) and 100-Gbps Ethernet (100GbE) intellectual property (IP) core products. These core...[Details]
Contact resistance
is the resistance to current flow through a closed pair of contacts. This type of measurement is performed on devices such as connectors,
relays
, and switches. The...[Details]
1. Background:
The instrument system parameter detection and control of the chemical production workshop of Tangshan Coal Gas Coking Plant are all analog instruments, some of which are eve...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
