MC10173FN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC10173FN

MC10173FN: DescriptionQuad 2-Input Multiplexer/ Latch; Categorylogic logic; File Size111KB，8 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric Compare View All

MC10173FN Overview

Quad 2-Input Multiplexer/ Latch

MC10173FN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	QLCC
package instruction	LCC-20
Contacts	20
Reach Compliance Code	_compli
Is Samacsys	N
Other features	FOUR 2:1 MUX FOLLOWED BY LATCH
series	10K
JESD-30 code	S-PQCC-J20
JESD-609 code	e0
length	8.965 mm
Logic integrated circuit type	D LATCH
Number of digits	4
Number of functions	1
Number of entries	2
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
Output characteristics	OPEN-EMITTER
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC20,.4SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	-5.2 V
Maximum supply current (ICC)	73 mA
Prop。Delay @ Nom-Su	6.8 ns
propagation delay (tpd)	6.8 ns
Certification status	Not Qualified
Maximum seat height	4.57 mm
surface mount	YES
technology	ECL
Temperature level	OTHER
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	LOW LEVEL
width	8.965 mm
Base Number Matches	1

Preview

Download Datasheet

View All

MC10173

Quad 2-Input Multiplexer/

Latch

The MC10173 is a quad two channel multiplexer with latch. It

incorporates common clock and common data select inputs. The select

input determines which data input is enabled. A high (H) level enables

data inputs D00, D10, D20, and D30 and a low (L) level enables data

inputs D01, D11, D21, D31. Any change on the data input will be

reflected at the outputs while the clock is low. The outputs are latched

on the positive transition of the clock. While the clock is in the high

state, a change in the information present at the data inputs will not

affect the output information.

•

= 275 mW typ/pkg (No Load)

•

= 2.5 ns typ

•

, t

= 2.0 ns typ (20%–80%)

LOGIC DIAGRAM

SELECT 9

1 Q0

PLCC–20

FN SUFFIX

CASE 775

http://onsemi.com

MARKING

DIAGRAMS

CDIP–16

L SUFFIX

CASE 620

PDIP–16

P SUFFIX

CASE 648

10173

AWLYYWW

MC10173P

AWLYYWW

MC10173L

AWLYYWW

D00 6

D01 5

D10 4

D11 3

2 Q1

= Assembly Location

= Wafer Lot

= Year

= Work Week

DIP PIN ASSIGNMENT

D20 13

D21 12

15 Q2

D11

D10

D30 11

D31 10

CLOCK 7

14 Q3

D01

= PIN 16

= PIN 8

D00

CLOCK

D20

D21

D30

D31

SELECT

TRUTH TABLE

SELECT

CLOCK

n+1

D00

D01

Pin assignment is for Dual–in–Line Package.

For PLCC pin assignment, see the Pin Conversion Tables

on page 18 of the ON Semiconductor MECL Data Book

(DL122/D).

ORDERING INFORMATION

Device

MC10173L

MC10173P

MC10173FN

Package

CDIP–16

PDIP–16

PLCC–20

Shipping

25 Units / Rail

46 Units / Rail

Semiconductor Components Industries, LLC, 2002

January, 2002 – Rev. 7

Publication Order Number:

MC10173/D

MC10173FN Related Products

	MC10173FN	MC10173L	MC10173P	MC10173_02	MC10173
Description	Quad 2-Input Multiplexer/ Latch	Quad 2-Input Multiplexer/ Latch	Quad 2-Input Multiplexer/ Latch	Quad 2-Input Multiplexer/ Latch	Quad 2-Input Multiplexer/ Latch
Is it Rohs certified?	incompatible	incompatible	incompatible	-	-
Parts packaging code	QLCC	DIP	DIP	-	-
package instruction	LCC-20	DIP-16	DIP-16	-	-
Contacts	20	16	16	-	-
Reach Compliance Code	_compli	_compli	_compli	-	-
Other features	FOUR 2:1 MUX FOLLOWED BY LATCH	FOUR 2:1 MUX FOLLOWED BY LATCH	FOUR 2:1 MUX FOLLOWED BY LATCH	-	-
series	10K	10K	10K	-	-
JESD-30 code	S-PQCC-J20	R-CDIP-T16	R-PDIP-T16	-	-
JESD-609 code	e0	e0	e0	-	-
length	8.965 mm	19.495 mm	19.175 mm	-	-
Logic integrated circuit type	D LATCH	D LATCH	D LATCH	-	-
Number of digits	4	4	4	-	-
Number of functions	1	1	1	-	-
Number of entries	2	2	2	-	-
Number of terminals	20	16	16	-	-
Maximum operating temperature	85 °C	85 °C	85 °C	-	-
Minimum operating temperature	-30 °C	-30 °C	-30 °C	-	-
Output characteristics	OPEN-EMITTER	OPEN-EMITTER	OPEN-EMITTER	-	-
Output polarity	TRUE	TRUE	TRUE	-	-
Package body material	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	-	-
encapsulated code	QCCJ	DIP	DIP	-	-
Encapsulate equivalent code	LDCC20,.4SQ	DIP16,.3	DIP16,.3	-	-
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	-	-
Package form	CHIP CARRIER	IN-LINE	IN-LINE	-	-
power supply	-5.2 V	-5.2 V	-5.2 V	-	-
Maximum supply current (ICC)	73 mA	73 mA	73 mA	-	-
Prop。Delay @ Nom-Su	6.8 ns	6.8 ns	6.8 ns	-	-
propagation delay (tpd)	6.8 ns	6.8 ns	6.8 ns	-	-
Certification status	Not Qualified	Not Qualified	Not Qualified	-	-
Maximum seat height	4.57 mm	5.08 mm	4.44 mm	-	-
surface mount	YES	NO	NO	-	-
technology	ECL	ECL	ECL	-	-
Temperature level	OTHER	OTHER	OTHER	-	-
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-
Terminal form	J BEND	THROUGH-HOLE	THROUGH-HOLE	-	-
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	-	-
Terminal location	QUAD	DUAL	DUAL	-	-
Trigger type	LOW LEVEL	LOW LEVEL	LOW LEVEL	-	-
width	8.965 mm	7.62 mm	7.62 mm	-	-

Recommended Resources

Video driver schematic

Two belt conveyor control circuit

Tube AC electronic voltage regulator circuit diagram

Potted flower water shortage indicator

Fiber optic receiver wiring diagram IGBT

Royalstar brand XPB50-l88S double barrel washing machine circuit

Regarding DDR4's winding length, all you need to know is in this book: Author: Xiao Yongchao, member of YiBo Technology Expressway For the design of DDR4, I believe that the engineers have experienced thousands of projects and must be very handy, and they should have the...; yvonneGan PCB Design

[Contribute to C2000] DSP2812 minimum system schematic and PCB: [Contribute to C2000] DSP minimum system schematic and PCB, you can make your own board [[i] This post was last edited by 0212009623 on 2011-4-7 12:18 [/i]]...; 0212009623 Microcontroller MCU

Cy7c68001 FIFO Control: I am now implementing USB2.0 based on CY7C68001 and ARM. Endpoint 2 is used as the data transmission channel, i.e., OUT endpoint, and endpoint 4 is used as the data return channel, i.e., IN endpoint! ...; cswer911 Embedded System

Looking for a project: I am a student at a key university of electronic information. I have worked in electronic design. I have been admitted to graduate school in my senior year, but I have nothing to do, so I want to find...; sunshy2008 FPGA/CPLD

[Project Outsourcing] Based on WINCE6.0 platform, add PATA hard disk support: Based on WINCE6.0 platform, add PATA hard disk supportProject budget:￥ 2,000~3,000 Development cycle: 4 days Project Category: Embedded Bidding requirements:Project tag:WINCE hard disk driverProject D...; CSTO项目交易 Embedded System

putty+virtual machine: Development environment: Windows sp3 + Red Flag 6.0SP1 + VMare Workstation 6.0.2As you know, the development of embedded Linux is in the form of "host machine + target board". Of course, the host mach...; 一泓清水 Linux and Android

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components