EEWORLDEEWORLDEEWORLD

Part Number

Search

NB100LVEP224

Description
100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64
Categorysemiconductor    logic   
File Size97KB,10 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Parametric Compare View All

NB100LVEP224 Overview

100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64

NB100LVEP224 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals64
Maximum operating temperature85 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.8 V
Minimum supply/operating voltage2.38 V
Rated supply voltage2.5 V
Processing package descriptionLEAD FREE, LQFP-64
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateACTIVE
CraftsmanshipECL
packaging shapeSQUARE
Package SizeFLATPACK, LOW PROFILE, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingMATTE TIN
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelOTHER
series100LVE
Enter conditionsDIFFERENTIAL MUX
Logic IC typeLOW SKEW CLOCK DRIVER
Number of inverted outputs0.0
Real output number24
propagation delay TPD0.7500 ns
Maximum same-side bending0.0400 ns
NB100LVEP224
2.5V/3.3V 1:24 Differential
ECL/PECL Clock Driver with
Clock Select and Output
Enable
The NB100LVEP224 is a low skew 1-to-24 differential clock
driver, designed with clock distribution in mind, accepting two clock
sources into an input multiplexer. The part is designed for use in low
voltage applications which require a large number of outputs to drive
precisely aligned low skew signals to their destination. The two clock
inputs are differential ECL/PECL and they are selected by the
CLK_SEL pin. To avoid generation of a runt clock pulse when the
device is enabled/disabled, the Output Enable (OE) is synchronous
ensuring the outputs will only be enabled/disabled when they are
already in LOW state (See Figure 4).
The NB100LVEP224 guarantees low output-to-output skew. The
optimal design, layout, and processing minimize skew within a device
and from lot to lot. In any differential output, the same bias and
termination scheme is required. Unused output pairs should be left
unterminated (open) to “reduce power and switching noise as much as
possible.” Any unused single line of a differential pair should be
terminated the same as the used line to maintain balanced loads on the
differential driver outputs. The wide VIHCMR specification allows
both pair of CLOCK inputs to accept LVDS levels.
The NB100LVEP224, as with most other ECL devices, can be
operated from a positive V
CC
supply in LVPECL mode. This allows
the LVEP224 to be used for high performance clock distribution in
+3.3 V or +2.5 V systems. Single-ended CLK input operation is
limited to a V
CC
3.0 V in LVPECL mode, or V
EE
-3.0 V in NECL
mode. In a PECL environment, series or Thevenin line terminations
are typically used as they require no additional power supplies. For
more information on PECL terminations, designers should refer to
Application Note AND8020/D.
http://onsemi.com
MARKING
DIAGRAM*
64
1
64
1
NB100
LVEP224
AWLYYWW
64-LEAD LQFP
CASE 848G
THERMALLY ENHANCED
FA SUFFIX
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
*For additional information, see Application Note
AND8002/D
ORDERING INFORMATION
Device
NB100LVEP224FA
Package
LQFP-64
Shipping
160 Units/Tray
NB100LVEP224FAR2 LQFP-64 1500/Tape & Reel
20 ps Typical Output-to-Output Skew
75 ps Typical Device-to- Device Skew
Maximum Frequency > 1 GHz
650 ps Typical Propagation Delay
LVPECL Mode Operating Range:
V
CC
= 2.375 V to 3.8 V with V
EE
= 0 V
NECL Mode Operating Range:
V
CC
= 0 V with V
EE
= -2.375 V to -3.8 V
Internal Input Pulldown Resistors
Q Output will Default Low with Inputs Open or at V
EE
Thermally Enhanced 64-Lead LQFP
CLOCK Inputs are LVDS-Compatible; Requires External 100
W
LVDS Termination Resistor
©
Semiconductor Components Industries, LLC, 2003
1
June, 2003 - Rev. 4
Publication Order Number:
NB100LVEP224/D

NB100LVEP224 Related Products

NB100LVEP224 NB100LVEP224_06 NB100LVEP224FAR2
Description 100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64
Number of functions 1 1 1
Number of terminals 64 64 64
Maximum operating temperature 85 Cel 85 Cel 85 Cel
Minimum operating temperature 0.0 Cel 0.0 Cel 0.0 Cel
Maximum supply/operating voltage 3.8 V 3.8 V 3.8 V
Minimum supply/operating voltage 2.38 V 2.38 V 2.38 V
Rated supply voltage 2.5 V 2.5 V 2.5
Processing package description LEAD FREE, LQFP-64 LEAD FREE, LQFP-64 LQFP-64
state ACTIVE ACTIVE Active
Craftsmanship ECL ECL ECL
packaging shape SQUARE SQUARE SQUARE
Package Size FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
surface mount Yes Yes YES
Terminal form GULL WING GULL WING GULL WING
Terminal spacing 0.5000 mm 0.5000 mm 0.5000 mm
terminal coating MATTE TIN MATTE TIN TIN LEAD
Terminal location QUAD QUAD QUAD
Packaging Materials PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Temperature level OTHER OTHER OTHER
series 100LVE 100LVE 100LVE
Enter conditions DIFFERENTIAL MUX DIFFERENTIAL MUX DIFFERENTIAL MUX
Logic IC type LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
Number of inverted outputs 0.0 0.0 0.0
Real output number 24 24 24
propagation delay TPD 0.7500 ns 0.7500 ns 0.7500 ns
Maximum same-side bending 0.0400 ns 0.0400 ns 0.0400 ns
Lead-free Yes Yes -
EU RoHS regulations Yes Yes -
China RoHS regulations Yes Yes -
[TI's first low-power design competition] + From the development board to the hardware is basically completed
The development board has arrived a few weeks ago. Due to the start of the school term, I have been busy with various things... I have never had time to share my experience with this MSP430FR5969.Now ...
jsxykj1 Microcontroller MCU
Summary of national competition experience sharing
The forum is holding a "National Competition Experience Sharing" event, everyone is welcome to participate! ! ! Looking forward to your sharing! Event link: EEWorld invites you to participate in the "...
okhxyyo Electronics Design Contest
BCD code addition and subtraction
I am a beginner and I don't understand. For example, 3-6=-3 6+5=11. I don't know how to handle this. I just need an assembler to handle the addition and subtraction of one byte. It doesn't have to be ...
ceci Embedded System
Please tell me how to import 99 into PADS
From EEWORLD cooperation group: 12425841...
奋斗激活命脉 PCB Design
Newbie
What is eXpress DSP? Please tell me, masters....
2315862 Analogue and Mixed Signal
hi3520 development board communication
Hi3520 PCI supports device mode and can be connected to a PC to verify the communication function. You can get a conclusion of yes or no. But you must strive for the correctness of the conclusion!...
yl_lex Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1701  1694  2255  970  2883  35  46  20  59  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号