EEWORLDEEWORLDEEWORLD

Part Number

Search

BFC237440823

Description
CAPACITOR, FILM/FOIL, POLYPROPYLENE, 250 V, 0.082 uF, THROUGH HOLE MOUNT, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size469KB,8 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

BFC237440823 Overview

CAPACITOR, FILM/FOIL, POLYPROPYLENE, 250 V, 0.082 uF, THROUGH HOLE MOUNT, ROHS COMPLIANT

BFC237440823 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instruction, 7532
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresRATED AC VOLTAGE (V): 125
capacitance0.082 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYPROPYLENE
high17 mm
JESD-609 codee3
length19 mm
Manufacturer's serial numberKP374
Installation featuresTHROUGH HOLE MOUNT
negative tolerance10%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formRadial
method of packingAMMO PACK
positive tolerance10%
Rated (AC) voltage (URac)125 V
Rated (DC) voltage (URdc)250 V
seriesKP 374
size code7532
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal pitch15 mm
Terminal shapeWIRE
width8 mm
Base Number Matches1
KP 374
Vishay BCcomponents
AC and Pulse Polypropylene Film
Foil Capacitors
KP Radial Epoxy Lacquered Type
168x12(halfpage)
l
w
FEATURES
5 to 15 mm terminal pitch. Supplied loose in box;
taped on reel and ammopack
RoHS
COMPLIANT
seating
plane (1)
α
(2)
h
LEADS
Tinned wire
e3
CAPACTIANCE RANGE (E24 SERIES)
680 to 82 000 pF
lt
CAPACITANCE TOLERANCE
± 10 %, ± 5 %
P ± 0.4
A
Ø dt
RATED (DC) VOLTAGE
250 V; 400 V; 630 V
Dimensions in mm
(1) Hole
1.0 for d
t
=
0.6 mm
Hole
1.3 for d
t
=
0.8 mm
(2) 0
≤ α <
50°
(3) A = 2.0 ± 0.5 mm (pitch = 7.5 and 10.0 mm)
A = 3.5 ± 1.0 mm (pitch = 15.0 mm)
RATED (AC) VOLTAGE
125 V; 160 V; 200 V
RATED PEAK-TO-PEAK VOLTAGE
350 V; 450 V; 560 V
CLIMATIC CATEGORY
168x12(halfpage)
I
w
55/105/56
RATED TEMPERATURE
85
°C
seating
plane (1)
h
MAXIMUM APPLICATION TEMPERATURE
105
°C
α
(2)
P ± 0.4
A
lt
Ø dt
REFERENCE SPECIFICATIONS
IEC 60384-13
PERFORMANCE GRADE
Grade 1
Dimensions in mm
(1) Hole
∅1.0
for d
t
=
0.6 mm
(2) 0
≤ α <
50°
(3) A
=
1.7 ± 0.3 mm
STABILITY GRADE
Grade 2
DIELECTRIC
Polypropylene film
APPLICATIONS
Consumer and industrial. High currents and/or steep
pulses occur. Monitor applications
ELECTRODES
Aluminum foil
MARKING
C-value; tolerance; rated voltage; manufacturer’s type
designation; code for dielectric material
COATING
Flame retardant epoxy material (UL-class 94 V-0)
DETAIL SPECIFICATION
CONSTRUCTION
Wound mono construction
Document Number: 28126
Revision: 26-Jul-06
For more detailed data and test requirements contact:
filmcaps.roeselare@vishay.com
For technical questions, contact: filmcaps.roeselare@vishay.com
www.vishay.com
241
Computer Organization and Design: Hardware-Software Interface (RISC-V Edition)
This book, co-authored by 2017 Turing Award winners Patterson and Hennessy, is a classic book in the field of computer architecture, emphasizing hardware-software co-design and its impact on performan...
arui1999 Download Centre
HMI Special Topic 7 Sitara, the best HMI body
As mentioned above, HMI equipment includes hardware and software. Software is configuration software, and we also introduced the configuration software in Lecture 5. As for hardware, we raised two que...
蓝色心情 DSP and ARM Processors
Is there any expert who can help solve this?
Is there any great help?...
YTSK FPGA/CPLD
Linux kernel coding style
Linux Kernel Coding StyleThis is a short document describing the preferred coding style for the Linux kernel. Coding style is a very personal thing, and I don't want to impose my views on anyone, but ...
楞伽山人 Linux and Android
Please tell me how the following two circuit diagrams work
[i=s] This post was last edited by 空恋lz on 2019-3-14 21:10 [/i] How does Figure 1 convert the pwm signal into a voltage signal? What is the calculation process of Figure 2? How does voltage convert to...
空恋lz Analog electronics
I have a question, thank you for your help.
Our teacher sent me a core chip model EPM570T144C5, which is a cpld. When I customize LPM_ROM in quartus, it always fails, and it prompts that MAX II does not support this function. May I ask if this ...
江汉大学南瓜 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 807  2558  361  2783  1252  17  52  8  57  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号