EEWORLDEEWORLDEEWORLD

Part Number

Search

M390S2858DT1-C7C

Description
128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD
Categorystorage    storage   
File Size157KB,12 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric Compare View All

M390S2858DT1-C7C Overview

128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD

M390S2858DT1-C7C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSAMSUNG
Parts packaging codeDIMM
package instructionDIMM, DIMM168
Contacts168
Reach Compliance Codecompli
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N168
memory density9663676416 bi
Memory IC TypeSYNCHRONOUS DRAM MODULE
memory width72
Humidity sensitivity level1
Number of functions1
Number of ports1
Number of terminals168
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128MX72
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM168
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum standby current0.074 A
Maximum slew rate5 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
M390S2858DT1
M390S2858DT1 SDRAM DIMM
PC133 Registered DIMM
128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD
GENERAL DESCRIPTION
The Samsung M390S2858DT1 is a 128M bit x 72 Synchro-
nous Dynamic RAM high density memory module. The Sam-
sung M390S2858DT1 consists of eighteen CMOS Stacked
128Mx4 bit Synchronous DRAMs in two TSOP-II 400mil pack-
ages, three 18-bits Drive ICs for input control signal, one PLL
in 24-pin TSSOP package for clock and one 2K EEPROM in 8-
pin TSSOP package for Serial Presence Detect on a 168-pin
glass-epoxy substrate. Two 0.22uF and one 0.0022uF decou-
pling capacitors are mounted on the printed circuit board in
parallel for each SDRAM. The M390S2858DT1 is a Dual In-
line Memory Module and is intented for mounting into 168-pin
edge connector sockets.
Synchronous design allows precise cycle control with the use
of system clock. I/O transactions are possible on every clock
cycle. Range of operating frequencies, programmable laten-
cies allows the same device to be useful for a variety of high
bandwidth, high performance memory system applications.
FEATURE
• Performance range
Part No.
M390S2858DT1-C7C
M390S2858DT1-C7A
Max Freq. (Speed)
133MHz(7.5ns @ CL=2)
133MHz (7.5ns @ CL=3)
Burst mode operation
Auto & self refresh capability (8192 Cycles/64ms)
LVTTL compatible inputs and outputs
Single 3.3V
±
0.3V power supply
MRS cycle with address key programs
Latency (Access from column address)
Burst length (1, 2, 4 , 8 & Full page)
Data scramble (Sequential & Interleave)
• All inputs are sampled at the positive going edge of the
system clock
• Serial presence detect with EEPROM
• PCB :
Height (1,700mil),
double sided component
PIN CONFIGURATIONS (Front side/back side)
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Front
V
SS
DQ0
DQ1
DQ2
DQ3
V
DD
DQ4
DQ5
DQ6
DQ7
DQ8
V
SS
DQ9
DQ10
DQ11
DQ12
DQ13
V
DD
DQ14
DQ15
CB0
CB1
V
SS
NC
NC
V
DD
WE
DQM0
Pin
Front
Pin
Front
DQ18
DQ19
V
DD
DQ20
NC
*V
REF
*CKE1
V
SS
DQ21
DQ22
DQ23
V
SS
DQ24
DQ25
DQ26
DQ27
V
DD
DQ28
DQ29
DQ30
DQ31
V
SS
*CLK2
NC
*WP
**SDA
**SCL
V
DD
Pin
Back
Pin
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
Back
DQM5
CS1
RAS
V
SS
A1
A3
A5
A7
A9
BA0
A11
V
DD
*CLK1
A12
V
SS
CKE0
CS3
DQM6
DQM7
*A13
V
DD
NC
NC
CB6
CB7
V
SS
DQ48
DQ49
Pin
Back
29 DQM1 57
58
CS0
30
59
31
DU
60
32
V
SS
61
33
A0
62
34
A2
63
35
A4
64
36
A6
65
37
A8
38 A10/AP 66
67
39
BA1
68
40
V
DD
69
41
V
DD
42 CLK0 70
71
43
V
SS
44
DU
72
73
45
CS2
46 DQM2 74
47 DQM3 75
76
48
DU
77
49
V
DD
78
50
NC
79
51
NC
80
52
CB2
81
53
CB3
82
54
V
SS
55 DQ16 83
56 DQ17 84
V
SS
85
86 DQ32
87 DQ33
88 DQ34
89 DQ35
90
V
DD
91 DQ36
92 DQ37
93 DQ38
94 DQ39
95 DQ40
V
SS
96
97 DQ41
98 DQ42
99 DQ43
100 DQ44
101 DQ45
102 V
DD
103 DQ46
104 DQ47
105 CB4
106 CB5
V
SS
107
108
NC
NC
109
110 V
DD
111 CAS
112 DQM4
141 DQ50
142 DQ51
143 V
DD
144 DQ52
NC
145
146 *V
REF
147 REGE
V
SS
148
149 DQ53
150 DQ54
151 DQ55
152
V
SS
153 DQ56
154 DQ57
155 DQ58
156 DQ59
157 V
DD
158 DQ60
159 DQ61
160 DQ62
161 DQ63
V
SS
162
163 *CLK3
NC
164
165 **SA0
166 **SA1
167 **SA2
168 V
DD
PIN NAMES
Pin Name
A0 ~ A12
BA0 ~ BA1
DQ0 ~ DQ63
CB0 ~ CB7
CLK0
CKE0
CS0 ~ CS3
RAS
CAS
WE
DQM0 ~ 7
V
DD
V
SS
*V
REF
REGE
SDA
SCL
SA0 ~ 2
DU
NC
*WP
Function
Address input (Multiplexed)
Select bank
Data input/output
Check bit (Data-in/data-out)
Clock input
Clock enable input
Chip select input
Row address strobe
Colume address strobe
Write enable
DQM
Power supply (3.3V)
Ground
Power supply for reference
Register enable
Serial data I/O
Serial clock
Address in EEPROM
Don′t use
No connection
Write protection
* These pins are not used in this module.
**
These pins should be NC in the system
which does not support SPD.
SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.
REV. 0.0 Jan. 2002

M390S2858DT1-C7C Related Products

M390S2858DT1-C7C M390S2858DT1-C7A M390S2858DT1
Description 128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD 128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD 128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD
Is it Rohs certified? incompatible incompatible -
Maker SAMSUNG SAMSUNG -
Parts packaging code DIMM DIMM -
package instruction DIMM, DIMM168 DIMM, DIMM168 -
Contacts 168 168 -
Reach Compliance Code compli compli -
ECCN code EAR99 EAR99 -
access mode DUAL BANK PAGE BURST DUAL BANK PAGE BURST -
Maximum access time 5.4 ns 5.4 ns -
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH -
Maximum clock frequency (fCLK) 133 MHz 133 MHz -
I/O type COMMON COMMON -
JESD-30 code R-XDMA-N168 R-XDMA-N168 -
memory density 9663676416 bi 9663676416 bi -
Memory IC Type SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE -
memory width 72 72 -
Humidity sensitivity level 1 1 -
Number of functions 1 1 -
Number of ports 1 1 -
Number of terminals 168 168 -
word count 134217728 words 134217728 words -
character code 128000000 128000000 -
Operating mode SYNCHRONOUS SYNCHRONOUS -
Maximum operating temperature 70 °C 70 °C -
organize 128MX72 128MX72 -
Output characteristics 3-STATE 3-STATE -
Package body material UNSPECIFIED UNSPECIFIED -
encapsulated code DIMM DIMM -
Encapsulate equivalent code DIMM168 DIMM168 -
Package shape RECTANGULAR RECTANGULAR -
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY -
Peak Reflow Temperature (Celsius) 225 225 -
power supply 3.3 V 3.3 V -
Certification status Not Qualified Not Qualified -
refresh cycle 8192 8192 -
self refresh YES YES -
Maximum standby current 0.074 A 0.074 A -
Maximum slew rate 5 mA 4.46 mA -
Maximum supply voltage (Vsup) 3.6 V 3.6 V -
Minimum supply voltage (Vsup) 3 V 3 V -
Nominal supply voltage (Vsup) 3.3 V 3.3 V -
surface mount NO NO -
technology CMOS CMOS -
Temperature level COMMERCIAL COMMERCIAL -
Terminal form NO LEAD NO LEAD -
Terminal pitch 1.27 mm 1.27 mm -
Terminal location DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED -
Inter-core Communication Method of TMS320C6678 Multi-core DSP
Communication between multi-processor cores is a key and difficult point in multi-core processor programming. For the multi-core communication of the KeyStone architecture TMS320C6678 processor, inter...
Aguilera DSP and ARM Processors
Do a little research
Friends, do you blog? How many blogs do you have? Do you often visit communities like Tianya and Xisi Hutong? What topics do you often pay attention to? It seems that I have too many questions. Haha. ...
姚yolanda Talking
Looking for a mentor--self-study embedded system
Hello everyone, I am a newcomer, but I would like to use this forum to find a mentor in embedded development. Please understand and support me. I am currently a software testing engineer, mainly engag...
capalh Embedded System
【Keysight Call for Papers】DSO-X 3034A Debugging 485 Receiver Garbled Code
DSO-X 3034A debugs 485 to receive garbled code This content is created by EEWORLD forum netizen [size=3]tziang[/size], if you need to reprint or use it for commercial purposes, you must obtain the aut...
tziang Test/Measurement
Rural hukou is more valuable than urban hukou
In Shanghai, rural household registration is more valuable than resident household registration. The key is that rural houses are built by ourselves, basically on the same residential land....
maoshen Talking
When printf formats the output, it is in relative position. How can I control it relative to the beginning of a line?
I would like to ask everyone a question. Generally, printf formats the output in relative position, relative to the previous character. How can we control it relative to the beginning of a line?...
Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2513  1842  2087  1043  2045  51  38  43  21  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号