2073-3-362 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> The connector> 2073-3-362

2073-3-362: DescriptionBoard Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size226KB，1 Pages; ManufacturerConexcon Group; Environmental Compliance

Download Datasheet Parametric View All

2073-3-362 Overview

Board Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal, Locking, Receptacle

2073-3-362 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Conexcon Group
Reach Compliance Code	unknown
Board mount options	PEG
body width	0.248 inch
subject depth	0.299 inch
body length	1.522 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Gold (Au)
Contact point gender	MALE
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Durability	50 Cycles
Insulation resistance	1000000000 Ω
insulator material	GLASS FILLED LIQUID CRYSTAL POLYMER
JESD-609 code	e4
Manufacturer's serial number	2073
Plug contact pitch	0.079 inch
Match contact row spacing	0.079 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	4.2418 mm
Plating thickness	FLASH inch
polarization key	POLARIZED HOUSING
Rated current (signal)	1 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	2.0066 mm
Termination type	SURFACE MOUNT
Total number of contacts	36
Base Number Matches	1

Preview

Download Datasheet

View All

DUAL ROW TOP ENTRY SMT BOX HEADER

2073 SERIES.

2.00 x 2.00 mm. (0.079 x 0.079”) pitch.

General Features

Electrical Features



Available in 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28,

30, 32, 34, 36, 38, 40, 42, 44, 46, 50 and 68 circuits

Mates with 2.00 mm. IDC connectors 2070 series

Gold plated 0.50 mm square pin

Fully shrouded with polarized slot.

Low profile: 7.60 mm. high



Voltage rating: < 250V

Current rating: < 1 A

Contact resistance: < 20 mΩ

Dielectric withstanding Voltage: 500 V AC/minute

Insulation resistance: >1000 MΩ

Materials

Insulator: LCP, glass reinforced, rated UL 94V-0

Terminal: gold plated brass

Operating temperature. -25ºC to +85ºC

RoHS compliant

Mechanical Features



Durability: 50 Cycles

Dimension Information

6.3

2.4

4.5

Ordering Information:

6.4

3.9

4.7

2073 -

T-

XX-

1.0

0.5*0.5

2.0

0.8

1. Connector Series

2. (T) Contact Plating

7.6



6.3

T =

Tin plated

T =

Gold flash over nickel

Recommended Finish

T =

15µ” gold over nickel

T =

30µ” gold over nickel

4 to 12 circuits

14 to 68 circuits



3. (XX) Number of circuits

Available in 4 through 68 circuits

4. (S) Fixing Options

S =

Without fixing post

S =

With fixing post

7.0

1.0

2.75

3.5

1.0

Dimensions:

(In mm.)







2.00

















2.00



 

0.85











2.00



 

2.65





RECOMMENDED PCB LAYOUT

(XX) = Number of circuits

A-XX

FULL LINE CATALOGUE

Recommended Resources

220V/12V 150W switching power supply circuit diagram

Low noise preamplifier (a)

LC189 audio voltage controlled lantern control application specific integrated circuit

N-phase motor driver 2

Bang sound circuit diagram

Power supply circuit of SUNLIHTSM-1416 color display

How to create a simulation library for Lattic devices in Modelsim: Question: There are many methods for setting up simulation libraries for Xilinx and Altera under Modeksim simulation , but there is no discussion of the method for Lattic simulation library. The key i...; eeleader FPGA/CPLD

Could you please help me see where is the error in this program?: I would be very grateful for the program of infrared remote control electronic password lock!...; 冷枫yj MCU

Comprehensive questions about LINT-1.: After linking, the warning of check_design is: Warning: In design 'shift', cell 'B_4' does not drive any nets. (LINT-1) Warning: In design 'shift', cell 'B_5' does not drive any nets. (LINT-1) Warning...; eeleader FPGA/CPLD

I want the code and ideas to monitor CPU and memory status under vxworks+tonado. Thank you very much! ! ! !: As the title says, someone said to use spy to implement it, can anyone provide pseudo code? ? Thank you...; hyz5122 Real-time operating system RTOS

When CMOS meets TTL: [i=s]This post was last edited by fish001 on 2018-6-26 17:51[/i] [size=4] When COMS meets TTL, there is only confusion at this stage, because there is no rational understanding of the connection and d...; fish001 Analogue and Mixed Signal

Serial port to optical fiber solution for long distance transmission: Overview of the problems of RS485 network and optical fiber network and solutions 　　1. Problems of traditional 485 communication 　　Most of the distribution network automation equipment is exposed to t...; totopper Industrial Control Electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components