EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TATGA33.330/24.704

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

PT7V4050TATGA33.330/24.704 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TATGA33.330/24.704 Parametric

Parameter NameAttribute value
MakerDiodes Incorporated
package instructionDIP-16
Reach Compliance Codecompliant
Other featuresSEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDIP-T16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Common errors and solutions for wince applications
I have been fixing the application bugs of wince these days. Now I have summarized some of the problems I encountered. I hope you can also share some of the methods you have encountered to improve the...
lylhust Embedded System
Attention friends who have submitted projects to the DIY contest!!
This week is the plan review and device preparation stage.If you have submitted a project application but have not completed the entry materials, please complete the relevant entry materials as soon a...
EEWORLD社区 ADI Reference Circuit
It seems that every year on August 1st, CCTV Channel 6 will broadcast the August 1st
[size=5]The National Day holiday will come in two months[/size]:)...
飞鸿浩劫 Talking
The biggest cold water for IP-based security electronics is network security
Think about the viruses and hackers of intnet. Using traditional private network is conducive to network security. This is just like the Chinese army has retained a large number of manual transmission...
qushaobo Industrial Control Electronics
[MSP430launch pad] Global variables are inexplicably changed during interrupt
[i=s] This post was last edited by Magic Cube Wizard on 2014-7-22 18:35 [/i] /* * ======== ADC10 Interrupt Service Routine ======== */ #pragma vector=ADC10_VECTOR __interrupt void ADC10_ISR_HOOK(void)...
魔方奇才 Microcontroller MCU
The test and measurement market is becoming more mature
随着3G商用测试的进行,3G测试设备厂商的身影已经越来越为业界所了解。与2.5G相比,3G测试中呈现出来的复杂性和对象的多样化,使相关测试测量厂商都面临缩短测试时间、降低测试成本的问题,围绕这些问题,测试市场出现了衍生出新的业务模式。本专题将就国际测试测量厂商、租赁测试厂商以及国内测试测量厂商对3G测试中的关键环节、关键技术所提供的测试方案、业务模式及测试市场的新格局做深入了解。 跨国专业大厂垄断...
fighting Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1632  451  149  1421  1005  33  10  3  29  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号