EEWORLDEEWORLDEEWORLD

Part Number

Search

74LCXH16374

Description
Low Voltage 16-Bit D-Type Flip-Flop with Bushold
File Size208KB,10 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Compare View All

74LCXH16374 Overview

Low Voltage 16-Bit D-Type Flip-Flop with Bushold

74LCXH16374 Low Voltage 16-Bit D-Type Flip-Flop with Bushold
February 2001
Revised June 2005
74LCXH16374
Low Voltage 16-Bit D-Type Flip-Flop with Bushold
General Description
The LCXH16374 contains sixteen non-inverting D-type flip-
flops with 3-STATE outputs and is intended for bus oriented
applications. The device is byte controlled. A buffered clock
(CP) and Output Enable (OE) are common to each byte
and can be shorted together for full 16-bit operation.
The LCXH16374 is designed for low voltage (2.5V or 3.3V)
V
CC
applications.
The LCXH16374 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
The LCXH16374 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
Features
s
5V tolerant control inputs and outputs
s
2.3V–3.6V V
CC
specifications provided
s
6.2 ns t
PD
max (V
CC
3.3V), 20
P
A I
CC
max
s
Bushold on inputs eliminating the need for external
pull-up/pull-down resistors
s
Power down high impedance outputs
s
r
24 mA output drive (V
CC
3.0V)
s
Implements patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 500 mA
s
ESD performance:
Human body model
!
2000V
Machine model
!
200V
s
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA)
Ordering Code:
Order Number
74LCXH16374G
(Note 1)(Note 3)
74LCXH16374MEA
(Note 2)
74LCXH16374MTD
(Note 2)
Package Number
BGA54A
MS48A
MTD48
Package Description
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1:
Ordering code “G” indicates Trays.
Note 2:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
GTO
¥
is a trademark of Fairchild Semiconductor Corporation.
© 2005 Fairchild Semiconductor Corporation
DS500441
www.fairchildsemi.com

74LCXH16374 Related Products

74LCXH16374 74LCXH16374G 74LCXH16374MEA 74LCXH16374_05 74LCXH16374MTD
Description Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold
Is it lead-free? - Lead free Lead free - Lead free
Is it Rohs certified? - incompatible conform to - conform to
Parts packaging code - BGA SSOP - TSSOP
package instruction - LFBGA, BGA54,6X9,32 SSOP, SSOP48,.4 - TSSOP, TSSOP48,.3,20
Contacts - 54 48 - 48
Reach Compliance Code - compli compli - compli
series - LVC/LCX/Z LVC/LCX/Z - LVC/LCX/Z
JESD-30 code - R-PBGA-B54 R-PDSO-G48 - R-PDSO-G48
JESD-609 code - e0 e3 - e4
length - 8 mm 15.875 mm - 12.5 mm
Load capacitance (CL) - 50 pF 50 pF - 50 pF
Logic integrated circuit type - BUS DRIVER BUS DRIVER - BUS DRIVER
Maximum Frequency@Nom-Su - 170000000 Hz 170000000 Hz - 170000000 Hz
MaximumI(ol) - 0.024 A 0.024 A - 0.024 A
Humidity sensitivity level - 3 1 - 2
Number of digits - 8 8 - 8
Number of functions - 2 2 - 2
Number of ports - 2 2 - 2
Number of terminals - 54 48 - 48
Maximum operating temperature - 85 °C 85 °C - 85 °C
Minimum operating temperature - -40 °C -40 °C - -40 °C
Output characteristics - 3-STATE 3-STATE - 3-STATE
Output polarity - TRUE TRUE - TRUE
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code - LFBGA SSOP - TSSOP
Encapsulate equivalent code - BGA54,6X9,32 SSOP48,.4 - TSSOP48,.3,20
Package shape - RECTANGULAR RECTANGULAR - RECTANGULAR
Package form - GRID ARRAY, LOW PROFILE, FINE PITCH SMALL OUTLINE, SHRINK PITCH - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing - RAIL RAIL - RAIL
Peak Reflow Temperature (Celsius) - 260 260 - 260
power supply - 3.3 V 3.3 V - 3.3 V
Prop。Delay @ Nom-Su - 6.2 ns 6.2 ns - 6.2 ns
propagation delay (tpd) - 7.4 ns 7.4 ns - 7.4 ns
Certification status - Not Qualified Not Qualified - Not Qualified
Maximum seat height - 1.4 mm 2.74 mm - 1.2 mm
Maximum supply voltage (Vsup) - 3.6 V 3.6 V - 3.6 V
Minimum supply voltage (Vsup) - 2 V 2 V - 2 V
Nominal supply voltage (Vsup) - 2.5 V 2.5 V - 2.5 V
surface mount - YES YES - YES
technology - CMOS CMOS - CMOS
Temperature level - INDUSTRIAL INDUSTRIAL - INDUSTRIAL
Terminal surface - Tin/Lead (Sn/Pb) Matte Tin (Sn) - Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form - BALL GULL WING - GULL WING
Terminal pitch - 0.8 mm 0.635 mm - 0.5 mm
Terminal location - BOTTOM DUAL - DUAL
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED - 30
Trigger type - POSITIVE EDGE POSITIVE EDGE - POSITIVE EDGE
width - 5.5 mm 7.495 mm - 6.1 mm
Base Number Matches - 1 1 - 1
Urgently hiring power supply and signal integrity lecturers
Recruiting part-time signal integrity, power supply and other related training instructors, short-term training, weekends, if you want to earn some extra money, accumulate resources, enrich your life,...
wukaicms Recruitment
Warmly celebrate the launch of the NQARM Sate210 DIY event in EEWorld!
Thank you, Sister Linzi! I will definitely invite many enthusiasts to this community in the future to pass on information tonight! And introduce the progress of the event!...
gooogleman Embedded System
How to drive the four-wire motor of Maxtor hard disk?
A few days ago, I disassembled a hard disk. The motor inside is a four-wire one. I want to use this hard disk as a hard disk clock. The phase sequence of this brushless motor is like this. What kind o...
IC爬虫 Industrial Control Electronics
Is the Altera cpld reset at high level or low level? Please give me some advice! I am using EPM570
Is the Altera cpld reset at high level or low level? Please give me some advice! I am using EPM570...
20030201 Embedded System
How to modify the program to change the English characters to Chinese characters?
This is the design and implementation of an LCD controller based on FPGA. It is required to implement English characters and Chinese characters. The characters are no problem. Chinese characters are a...
小贾 FPGA/CPLD
LCD display main program
Hope to share with you...
ranyun MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1488  2873  1801  1097  1309  30  58  37  23  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号