EEWORLDEEWORLDEEWORLD

Part Number

Search

531MB934M000DGR

Description
LVPECL Output Clock Oscillator, 934MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531MB934M000DGR Overview

LVPECL Output Clock Oscillator, 934MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB934M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency934 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Those who have bought Maple boards in the group purchase, please leave a message and let's discuss it together
Hehe, how is the progress of friends who participated in the group purchase of Maple boards on the forum?Come on, let's discuss together :)...
soso stm32/stm8
Professor Liu Runhua's PPT in the Digital Electronics Video of Petroleum University
I have been looking for a copy of Professor Liu Runhua’s PPT in the Digital Electronics Video of Petroleum University for several days but couldn’t find it online. If you have any, please send it to [...
zhenmingyang Integrated technical exchanges
Facts have proved that the so-called "character problems" are ultimately technical problems.
I used to use 311 to compare hysteresis directly, but because I copied it, pin 1 was connected to -5V, and the output was not TTL level, so I had to use 9013 to convert it. It worked well. Later, I as...
kandy2059 Analog electronics
Why is the sound wrong when STM32 uses a timer to control a buzzer for the first time?
Why is the first sound wrong when the STM32 uses a timer to control the buzzer? According to the design requirements, it should be a two-short effect, but the first sound is very urgent, but the sound...
ssprincess Embedded System
How does DE1_SOC access a fixed address range in DDR3 on the HPS side?
During the experiment, I found that if I added a module on the FPGA side, referring to the bmp_save example, the FPGA side wrote the data to the DDR3 on the HPS side through F2H_AXI. Through the Syste...
STM32F103 FPGA/CPLD
LCD GB2312 dot matrix Chinese character display based on STM8/32
This solution uses STM8S207C8T6 as the main control, 1.7-inch 128*64 LCD display, LCD driver chip UC1701 (compatible with ST7565), and Qualcomm GT20L16S1Y font chip as the font display, to realize the...
文流座客 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2453  1381  906  2638  2718  50  28  19  54  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号