531NB225M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NB225M000DG

531NB225M000DG: DescriptionLVDS Output Clock Oscillator, 225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB225M000DG Overview

LVDS Output Clock Oscillator, 225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB225M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	225 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Large range 7~40V to 5VDC-DC step-down circuit diagram

Voltage dividing self-bias circuit

Make your own home theater AV combo with superior performance 05

Simulating natural wind circuit

Regulated power supply circuit diagram using complementary differential amplifier

810 computer motherboard circuit diagram_12

Almighty eeworld, all-powerful forum friends. Almighty MCU masters. Please help me look at the following program. Thank you.: Hey guys, this is an infrared receiving and sending program I wrote. It uses external interrupts 0 and 1 for receiving. 0 uses the rising edge, and 1 uses the falling edge. When entering the next inte...; eugene Embedded System

Basic rules of RF PCB design: RF PCB design basic rules (sirf reference) 1.sirf reference typical four or six layer board, standard FR4 material 2.all components should be surface mounted as much as possible 3.when placing connect...; JasonYoo RF/Wirelessly

The company's purchasing department said that LM3S6911 is not available.: The company used LM3S6911 in a batch of products, mainly for its Ethernet function. It has been on the market for two years and is now basically stable. As a result, the procurement department said th...; zhzhchang Microcontroller MCU

Bistable circuit: [size=4] Bistable circuit with memory function The output of the multivibrator always changes from high to low, so it is also called an astable circuit. Another bistable circuit is completely differen...; fish001 Analogue and Mixed Signal

Please advise on MOS tube driver issues: There is no square wave output from the OUT pin 3 in the figure below, and there is no output from the HO pin of the 2125 above. The power supply is normal. Please give me some guidance, thank you....; Knight97538 Power technology

EEWORLD University Hall----LDO Output Noise LDO output noise: LDO Output Noise LDO output noise : https://training.eeworld.com.cn/course/4381Where does LDO output noise come from?...; 通通 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components