552AA000107BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 552AA000107BGR

552AA000107BGR: DescriptionLVPECL Output Clock Oscillator, 669.32658MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size4MB，80 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

552AA000107BGR Overview

LVPECL Output Clock Oscillator, 669.32658MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

552AA000107BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	IT CAN ALSO OPERATE AT 622.08000 MHZ
Maximum control voltage	3.63 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	100%
JESD-609 code	e4
Manufacturer's serial number	552
Installation features	SURFACE MOUNT
Nominal operating frequency	669.32658 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si552

U A L

R E Q U E N C Y

VCXO (10 M H

Z T O

1.4 GH

)

Features

Available with any-rate output

frequencies from 10–945 MHz and

select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL, LVDS

& CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications

SONET/SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical Modules

Clock and data recovery

Ordering Information:

See page 7.

Description

The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low jitter clocks in noisy environments typically found in communication

systems. The Si552 IC based VCXO is factory configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si552

Recommended Resources

Capacitive sensor system circuit

LDC1000 working principle and circuit schematic diagram

4-bit parallel AD converter circuit

Low power audio amplifier MC34119-03

Light control switch circuit with extremely small light intensity

EEWORLD University ---- Power Design Tips 26: Current Distribution in High-Frequency Conductors: Power Design Tips 26: Current Distribution in High-Frequency Conductors : https://training.eeworld.com.cn/course/489...; dongcuipin Power technology

mpu6050 self-balancing car: Dear brothers and sisters, please help me. Why does the MPU6050 of my balancing car change the number when it is tilted, but becomes 0 when it stops? I use Kalman filtering. The car keeps shaking ther...; 影狼2011 stm32/stm8

8501 IO port problem: Each IO port has a data buffer and a latch. I saw the latch, but I didn't find the buffer. Could it be the pin? Another question is, reading the port can be divided into reading the latch and reading ...; zzc6312833 Embedded System

Why is my printer port msp430 emulator not supported by the new version of the software? How can I fix it?: As title...; dongbeidigua Microcontroller MCU

[Notice on July 20] The forum posting editor has been upgraded! Please clear your cache as soon as possible!: Hello, EE forum friends: Considering the various problems you encounter when posting on the forum, such as the incomplete picture upload function, the incomplete code function, the incomplete editing ...; EEWORLD社区 Suggestions & Announcements

【Book Collection】80x86 Assembly Language Programming: [b]Table of Contents:[/b] Chapter 1 Basic Knowledge 1 1.1 Understanding Assembly Language 1 1.1.1 Machine Language 1 1.1.2 Assembly Language 2 1.1.3 High-Level Language 3 1.1.4 Evaluation of Assembly ...; wzt MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components