EEWORLDEEWORLDEEWORLD

Part Number

Search

530AC580M000DGR

Description
LVPECL Output Clock Oscillator, 580MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530AC580M000DGR Overview

LVPECL Output Clock Oscillator, 580MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC580M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency580 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to connect the power protection circuit
The controller uses 24V and 5V switching power supplies. In order to prevent users from mistakenly connecting 24V to 5V, how to add a protection circuit? Can it be achieved by adding a 5.1V voltage re...
桂花蒸 Analog electronics
Design and production of power supply protection circuit system
In order to facilitate various circuit experiments in the laboratory, the laboratory power supply system should have the following functions: DC regulated voltage source with fixed output voltages of ...
fish001 Analogue and Mixed Signal
Main features of DC power distribution system  
Main features of   DC power distribution system The advanced module design of   the rack -embedded DC power system makes the entire system very small, but it can provide enough power to meet the requi...
czf0408 Power technology
NE568AN No demodulated signal output
[i=s] This post was last edited by dontium on 2015-1-23 12:50 [/i] Hello everyone! I need help with the FM demodulation problem of NE568AN: 1. FM modulation parameters are as follows: center frequency...
jys031006 Analogue and Mixed Signal
Please advise on the PVD interrupt problem of STM32F103ZET6
The low voltage interrupt of ZET6 cannot enter the interrupt now. I have read a lot of information on the Internet, but it still cannot enter the interrupt. Neither rising nor falling can enter the in...
李俊锋 stm32/stm8
EEWORLD University Hall----Live Replay: Renesas Electronics' RL78/L1A Series Microcontrollers with Built-in Analog Front End for Blood Glucose Meter Applications
Live replay: Renesas Electronics' RL78/L1A series microcontrollers with built-in analog front end for blood glucose meter applications : https://training.eeworld.com.cn/course/4584...
hi5 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2131  2646  2183  250  453  43  54  44  6  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号