EEWORLDEEWORLDEEWORLD

Part Number

Search

813078BYILFT

Description
TQFP-64, Reel
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size741KB,27 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

813078BYILFT Online Shopping

Suppliers Part Number Price MOQ In stock  
813078BYILFT - - View Buy Now

813078BYILFT Overview

TQFP-64, Reel

813078BYILFT Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instructionTQFP-64
Contacts64
Manufacturer packaging codeEDG64P2
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-30 codeS-PQFP-G64
JESD-609 codee3
length10 mm
Humidity sensitivity level3
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency614.4 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeHTFQFP
Package shapeSQUARE
Package formFLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency30.72 MHz
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width10 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Femtoclocks™ VCXO-PLL Frequency Generator
for Wireless Infrastructure Equipment
Data Sheet
813078I
OBSOLETE
General Description
The ICS813078I is a member of the HiperClocks family of high
performance clock solutions from IDT. The ICS813078I a PLL
based synchronous clock solution that is optimized for wireless
infrastructure equipment where frequency translation and jitter
attenuation is needed.
The device contains two internal PLL stages that are cascaded in
series. The first PLL stage attenuates the reference clock jitter by
using an internal or external VCXO circuit. The internal VCXO
requires the connection of an external inexpensive pullable crystal
(XTAL) to the ICS813078I. This first PLL stage (VCXO PLL) uses
external passive loop filter components which are used to
optimize the PLL loop bandwidth and damping characteristics for
the given application. The output of the first stage VCXO PLL is a
stable and jitter-tolerant 30.72MHz reference input for the second
PLL stage. The second PLL stage provides frequency translation
by multiplying the output of the first stage up to 491.52MHz or
614.4MHz. The low phase noise characteristics of the VCXO-PLL
clock signal is maintained by the internal FemtoClock™ PLL,
which requires no external components or complex programming.
Two independently configurable frequency dividers translate the
internal VCO signal to the desired output frequencies. All
frequency translation ratios are set by device configuration pins.
Supported input reference clock frequencies:
10MHz, 12.8MHz, 15MHz, 15.36MHz, 20MHz, 30.72MHz,
61.44MHz, and 122.88MHz
Supported output clock frequencies:
30.72MHz, 38.4MHz, 61.44MHz, 76.8MHz, 122.88MHz,
153.6MHz, 245.76MHz, 491.52MHz, and 614.4MHz
Features
Nine outputs, organized in three independent output banks with
differential LVPECL and single-ended outputs
One differential input clock can accept the following differential
input levels: LVDS, LVPECL, LVHSTL
One single-ended clock input
Frequency generation optimized for wireless infrastructure
Attenuates the phase jitter of the input clock signal by using
low-cost pullable fundamental mode crystal (XTAL)
Internal Femtoclock frequency multiplier stage eliminates the
need for an expensive external high frequency VCXO
LVCMOS levels for all control I/O
RMS phase jitter @ 122.88MHz, using a 30.72MHz crystal
(12kHz to 20MHz): 1.1ps rms (typical)
RMS phase jitter @ 61.44MHz, using a 30.72MHz crystal
(12kHz to 20MHz): 0.97ps rms (typical)
VCXO PLL bandwidth can be optimized for jitter attenuation and
reference frequency tracking using external loop filter
components
PLL fast-lock control
PLL lock detect output
Absolute pull range is +/-50 ppm
Full 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
For replacement device use 8T49N285-dddNLGI
Pin Assignment
V
EE
XTAL__IN
XTAL_OUT
QC1
V
EE
QC2
V
CCO_CMOS
QC3
V
EE
V
CC
MF
LOCK
V
EE
QC0
V
CCO_CMOS
nc
LF1
LF0
ISET
nc
FLM
V
CC
V
CC
CLK1
REF_SEL
nMR
CLK0
nCLK0
V
EE
NA1
NA0
NB1
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
48
47
3
46
4
45
5
44
43
6
64-Lead TQFP, E-Pad
7
42
10mm x 10mm x 1mm
8
41
package body
9
40
Y Package
10
39
11
38
12
37
13
36
14
35
1
2
15
34
16
33
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
NB0
NC1
NC0
R2
R1
R0
BYPASS1
BYPASS0
nc
nc
V
CCA
nSTOPA
nSTOPB
nSTOPC
QB1
nQB1
nc
nc
V
CCO
nQA0
QA0
V
EE
nQA1
QA1
V
CCO
nQA2
QA2
V
CC
V
EE
nQB0
QB0
V
CCO
© 2016 Integrated Device Technology, Inc
1
July 29, 2016

813078BYILFT Related Products

813078BYILFT 813078BYILF
Description TQFP-64, Reel TQFP-64, Tray
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code TQFP TQFP
package instruction TQFP-64 TQFP-64
Contacts 64 64
Manufacturer packaging code EDG64P2 EDG64P2
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
JESD-30 code S-PQFP-G64 S-PQFP-G64
JESD-609 code e3 e3
length 10 mm 10 mm
Humidity sensitivity level 3 3
Number of terminals 64 64
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Maximum output clock frequency 614.4 MHz 614.4 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code HTFQFP HTFQFP
Package shape SQUARE SQUARE
Package form FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) 260 260
Master clock/crystal nominal frequency 30.72 MHz 30.72 MHz
Certification status Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm
Maximum supply voltage 3.465 V 3.465 V
Minimum supply voltage 3.135 V 3.135 V
Nominal supply voltage 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 10 mm 10 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Do you understand the “hidden meaning” in the workplace?
Why do we say that we should learn more knowledge? In fact, it is not difficult to find that many good companies now have high thresholds and require high academic qualifications. Many people may be d...
ESD技术咨询 Talking about work
I would like to ask if the PDF of our datasheet has permissions added?
I would like to ask if the PDF of our datasheet has permissions added? It is recommended to remove the permissions so that it is easier to copy into the document :)...
ch0721 Suggestions & Announcements
If there is a second control question, what devices do you think will be used?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:15 [/i] After looking through the list for a long time, I still can't figure out what the small motor angle sensor is used for....
zyq2460195941 Electronics Design Contest
An effective weapon against SARS: infrared electronic ear thermometer
This thing should have been available a long time ago. If China had such a microcontroller product before, everything would be great....
rain MCU
Help: AT32F425 pinout information
The official website says that it can be replaced by p2p, but I can't find the pin information in the datasheet. Now I want to replace the stm32f103cbt6. Does anyone have this information and can shar...
Ansersion Domestic Chip Exchange
About installing the cross-compilation environment of Raspberry Pi in QT under Ubuntu!!!
[color=#333333]I want to cross-compile the Raspberry Pi program in qt5.5.1 (qtcreator3.5.1) under Ubuntu, that is, directly compile and generate executable files for Raspberry Pi, but the information ...
creepsl Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1349  2602  1884  1487  2471  28  53  38  30  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号