EEWORLDEEWORLDEEWORLD

Part Number

Search

87339AM-01LF

Description
Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.25 MM HEIGHT, ROHS COMPLIANT, MS-013, MO-119, SOIC-20
Categorylogic    logic   
File Size214KB,16 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

87339AM-01LF Online Shopping

Suppliers Part Number Price MOQ In stock  
87339AM-01LF - - View Buy Now

87339AM-01LF Overview

Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.25 MM HEIGHT, ROHS COMPLIANT, MS-013, MO-119, SOIC-20

87339AM-01LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSOP, SOP20,.4
Contacts20
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresECL MODE: VEE=-3 TO -3.6V AT VCC=0V
series87339
Input adjustmentDIFFERENTIAL LATCHED
JESD-30 codeR-PDSO-G20
JESD-609 codee3
length12.8 mm
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals20
Actual output times4
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP20,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Prop。Delay @ Nom-Sup2.1 ns
propagation delay (tpd)2.1 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.035 ns
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.5 mm
Base Number Matches1
L
OW
S
KEW
,
÷2/4,÷4/6,
D
IFFERENTIAL
-
TO
-3.3V LVPECL / ECL C
LOCK
G
ENERATOR
G
ENERAL
D
ESCRIPTION
The ICS87339-01 is a low skew, high performance
Differential-to-3.3V LVPECL / ECL Clock Generator/Divider.
The ICS87339-01 has one differential clock input pair. The
CLK, nCLK pair can accept most standard differential input
levels. The clock enable isinternally synchronized to
eliminate runt pulses on theoutputs during asynchronous
assertion/deassertion of the clock enable pin.
Guaranteed output and part-to-part skew characteristics
make the ICS87339-01 ideal for clock distribution applications
demanding well defined performance and repeatability.
ICS87339-01
F
EATURES
Two divide by 2/4 differential 3.3V LVPECL outputs;
two divide by 4/6 differential 3.3V LVPECL outputs
One differential CLK, nCLK input pair
CLK, nCLK pair can accept the following differential
input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum input frequency: 1GHz
Translates any single ended input signal (LVCMOS, LVTTL,
GTL) to LVPECL levels with resistor bias on nCLK input
Output skew: 35ps (maximum)
Part-to-part skew: 385ps (maximum)
Bank skew: Bank A - 30ps (maximum)
Bank B - 25ps (maximum)
Propagation delay: 2.1ns (maximum)
LVPECL mode operating voltage supply range:
V
CC
= 3V to 3.6V, V
EE
= 0V
ECL mode operating voltage supply range:
V
CC
= 0V, V
EE
= -3.6V to -3V
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Available in both standard and lead-free RoHS compliant
packages
B
LOCK
D
IAGRAM
DIV_SELA
QA0
nQA0
nCLK_EN
D
Q
LE
CLK
nCLK
QB0
nQB0
÷4, ÷6
÷2, ÷4
P
IN
A
SSIGNMENT
V
CC
nCLK_EN
DIV_SELB
CLK
nCLK
RESERVED
MR
V
CC
nc
DIV_SELA
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
QA0
nQA0
QA1
nQA1
QB0
nQB0
QB1
nQB1
V
EE
R
QA1
nQA1
ICS87339-01
20-Lead SOIC, M Package
7.5mm x 12.8mm x 2.25
package body
Top View
R
MR
DIV_SELB
QB1
nQB1
87339AM-01
www.idt.com
1
REV. B AUGUST 2, 2010

87339AM-01LF Related Products

87339AM-01LF 87339AM-01LFT 87339AM-01 87339AM-01T
Description Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.25 MM HEIGHT, ROHS COMPLIANT, MS-013, MO-119, SOIC-20 Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.25 MM HEIGHT, ROHS COMPLIANT, MS-013, MO-119, SOIC-20 Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.25 MM HEIGHT, MS-013, MO-119, SOIC-20 Low Skew Clock Driver, 87339 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 X 12.80 MM, 2.25 MM HEIGHT, MS-013, MO-119, SOIC-20
Is it Rohs certified? conform to conform to incompatible incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code SOIC SOIC SOIC SOIC
package instruction SOP, SOP20,.4 SOP, SOP20,.4 SOP, SOP20,.4 SOP, SOP20,.4
Contacts 20 20 20 20
Reach Compliance Code compliant compliant not_compliant not_compliant
ECCN code EAR99 EAR99 EAR99 EAR99
Other features ECL MODE: VEE=-3 TO -3.6V AT VCC=0V ECL MODE: VEE=-3 TO -3.6V AT VCC=0V ECL MODE: VEE=-3 TO -3.6V AT VCC=0V ECL MODE: VEE=-3 TO -3.6V AT VCC=0V
series 87339 87339 87339 87339
Input adjustment DIFFERENTIAL LATCHED DIFFERENTIAL LATCHED DIFFERENTIAL LATCHED DIFFERENTIAL LATCHED
JESD-30 code R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
JESD-609 code e3 e3 e0 e0
length 12.8 mm 12.8 mm 12.8 mm 12.8 mm
Logic integrated circuit type LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
Humidity sensitivity level 1 1 1 1
Number of functions 1 1 1 1
Number of terminals 20 20 20 20
Actual output times 4 4 4 4
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP
Encapsulate equivalent code SOP20,.4 SOP20,.4 SOP20,.4 SOP20,.4
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 225 225
power supply 3.3 V 3.3 V 3.3 V 3.3 V
Prop。Delay @ Nom-Sup 2.1 ns 2.1 ns 2.1 ns 2.1 ns
propagation delay (tpd) 2.1 ns 2.1 ns 2.1 ns 2.1 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.035 ns 0.035 ns 0.035 ns 0.035 ns
Maximum seat height 2.65 mm 2.65 mm 2.65 mm 2.65 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 NOT SPECIFIED NOT SPECIFIED
width 7.5 mm 7.5 mm 7.5 mm 7.5 mm
Base Number Matches 1 1 1 1
LOTO Practice [Dry Goods] 4 Unexpected Interference of Infrared Sensors osc802
The last project I wrote was about the function of detecting falling objects.The waveform amplitude became smaller due to the change in the installation distance on site, so I had to use a voltage com...
LOTO2018 Analog electronics
【GD32-colibri-F350RX】+USART to realize serial data communication
In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...
anger0925 GD32 MCU
FPGA Design and Application Books
Free book downloads available...
eeleader FPGA/CPLD
Moderator: NVIC_SystemReset() does not reset the system
I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...
zhang67766 stm32/stm8
A5 RTL8188EU Guide
[b]MY-SAMA5 Linux-3.18 RTL8188EU Development Guide[/b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][b]Directory[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=htt...
明远智睿Lan Linux and Android
[FPGA Tips] How to calculate the delay level?
wFPGA latency is usually 50 % due to routing and 50% due to logic.wDon't forget the clock-to-output time ( tco , output time ) and the clock-to-setup time ( tsu , setup time ) -The logic delay level w...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1625  1569  84  2117  31  33  32  2  43  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号