3D3424-2 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3424-2

3D3424-2: DescriptionMONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE; Categorylogic logic; File Size164KB，6 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D3424-2 Overview

MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE

3D3424-2 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	ROHS COMPLIANT, DIP-14
Contacts	14
Reach Compliance Code	compliant
series	3424
Input frequency maximum value (fmax)	8.5 MHz
JESD-30 code	R-PDIP-T14
length	19.305 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	4
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	YES
Certification status	Not Qualified
Maximum seat height	4.58 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	39 ns
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D3424

MONOLITHIC QUAD 4-BIT

PROGRAMMABLE DELAY LINE

(SERIES 3D3424)

FEATURES

•

Four indep’t programmable lines on a single chip

All-silicon CMOS technology

Low quiescent current (5mA typical)

Leading- and trailing-edge accuracy

Vapor phase, IR and wave solderable

Increment range:

1ns through 300ns

Delay tolerance:

3% or 2ns (see Table 1)

Line-to-line matching:

1% or 1ns typical

Temperature stability:

±1.5%

typical (-40C to 85C)

Vdd stability:

±0.5%

typical (3.0V to 3.6V)

Minimum input pulse width:

10% of total delay

GND

PACKAGES

VDD

GND

VDD

DIP-14

3D3424-xx

SOIC-14

3D3424D-xx

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D3424 device is a small, versatile, quad 4-bit programmable

monolithic delay line. Delay values, programmed via the serial interface,

can be independently varied over 15 equal steps. The step size (in ns) is

determined by the device dash number. Each input is reproduced at the

corresponding output without inversion, shifted in time as per user

selection. For each line, the delay time is given by:

= T0 + A

* TI

PIN DESCRIPTIONS

I1-I4

O1-O4

VDD

GND

Signal Inputs

Signal Outputs

Address Latch In

Serial Clock In

Serial Data In

Serial Data Out

3.3V

Ground

where T0 is the inherent delay, A

is the delay address of the n-th line

and TI is the delay increment (dash number). The desired addresses are

shifted into the device via the SC and SI inputs, and the addresses are latched using the AL input. The

serial interface can also be used to enable/disable each delay line. The 3D3424 operates at 3.3 volts and

has a typical T0 of 9ns. The 3D3424 is CMOS-compatible, capable of sourcing or sinking 4mA loads, and

features both rising- and falling-edge accuracy. The device is offered in a standard 14-pin auto-insertable

DIP and a space saving surface mount 14-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

Part

Number

3D3424-1

3D3424-1.5

3D3424-2

3D3424-4

3D3424-5

3D3424-10

3D3424-15

3D3424-20

3D3424-40

3D3424-50

3D3424-100

3D3424-200

3D3424-300

DELAYS & TOLERANCES (NS)

Delay

Inherent

Total

Relative

Step

Delay

Tolerance

1.0

0.50 9.0

2.0

24.0

2.0 3% or 0.50ns

1.5

0.75 9.0

2.0

31.5

2.0 3% or 0.50ns

2.0

1.00 9.0

2.0

39.0

2.0 3% or 0.75ns

4.0

2.00 9.0

2.0

69.0

2.0 3% or 0.75ns

5.0

2.50 9.0

2.0

84.0

2.5 3% or 0.75ns

2.50 9.0

2.0

159

5.0 3% or 1.25ns

3.75 9.0

2.0

234

7.5 3% or 1.88ns

5.00 9.0

2.0

309

10 3% or 2.50ns

10.0 9.0

2.0

609

20 3% or 5.00ns

10.0 9.0

2.0

759

25 3% or 6.25ns

100

12.5 9.0

2.0

1509

50 3% or 12.5ns

200

20.0 9.0

2.0 3009

100 3% or 25.0ns

300

30.0 9.0

2.0 4509

150 3% or 37.5ns

INPUT RESTRICTIONS

Max Frequency

Min Pulse Width

Recom’d Absolute Recom’d

Absolute

13.8 MHz 166 MHz

36 ns

3.0 ns

10.5 MHz 111 MHz

48 ns

4.5 ns

8.5 MHz

83 MHz

59 ns

6.0 ns

4.8 MHz

41 MHz

104 ns

12.0 ns

4.0 MHz

33 MHz

126 ns

15.0 ns

2.1 MHz

33 MHz

239 ns

15.0 ns

1.4 MHz

22 MHz

351 ns

22.5 ns

1.0 MHz

16 MHz

464 ns

30.0 ns

550 KHz

8.3 MHz

914 ns

60.0 ns

440 KHz

6.6 MHz

1.2 us

75.0 ns

220 KHz

3.3 MHz

2.3 us

150 ns

110 KHz

1.6 MHz

4.5 us

300 ns

74 KHz

1.1 MHz

6.8 us

450 ns

NOTE: Any increment between 1ns and 300ns not shown is also available as standard

See page 4 for details regarding input restrictions

2006

Data Delay Devices

Doc #06020

6/6/2006

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

STK3048A+STK6153 power amplifier circuit

DC-DC converter circuit diagram with output control

Discrete component DC boost circuit diagram

surround sound processor circuit

Two-stage differential amplifier circuit

Design of a portable multi-parameter mobile monitor based on GPRS: W_DOT: MOV A,O_YL ; Y coordinate conversion calculation MOV B,#20h MUL AB MOV O_YL,A ; O_YL stores the lower 8 bits of the address MOV A,B XCH A,O_XH ; O_XH stores the higher 8 bits of the address PUS...; zy920 Medical Electronics

How to build a development environment with ddk and vc under windows?: I have been looking for how to build a driver development environment under XP using only DDK (2600) and VC6.0. How should I configure it? I have tried many solutions but none of them can compile. I h...; msucl Embedded System

Anyone who has used the tlv320aic3106 audio decoding chip? Come and have a look: Now I am using the Leading Audio Input. One channel is digital through din input in i2s mode, and the other is analog signal input through line1l and line1r. What if this channel has signal input at t...; dabaobao DSP and ARM Processors

Share my LM4F120launchpad expansion board schematic: I made an expansion board of LM4F120launchpad, expanded with spiflash, sd card, 2.4G nrf2401 interface, tft 8bit LCD interface (5110 interface is also reserved), ds1302 clock chip, infrared receiver, ...; shower.xu Microcontroller MCU

Automatic shooting target reporting device (camera): [i=s]This post was last edited by paulhyde on 2014-9-15 03:59[/i] [b]The control questions in the provincial competition of TI this year are really not easy to solve... How do you make cameras? What c...; zxdong Electronics Design Contest

EEWORLD University Hall----TI C2000 Wuxi Seminar-Introduction to InstaSPIN (Part 2): TI C2000 Wuxi Seminar - Introduction to InstaSPIN (Part 2) : https://training.eeworld.com.cn/course/191...; dongcuipin Talking

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components