EEWORLDEEWORLDEEWORLD

Part Number

Search

531UB1297M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1297MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531UB1297M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1297MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UB1297M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1297 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
DSP C6000 Interrupt Summary
1. Interrupt-related concepts Interrupt process ---------------------------------- You are playing chess, and suddenly the phone rings. You go back to the room to answer the phone, and then come back ...
Aguilera Microcontroller MCU
Fujitsu chip application
[url=http://www.fujitsu.com/cn/fss/freesample/]http://www.fujitsu.com/cn/fss/freesample/[/url]If you need it, you can apply. The application speed is good this time, and I got a reply in less than 1 w...
ltbytyn DIY/Open Source Hardware
The Road to OO System Designer--Analysis Model Series (3)--Adjustment and Optimization of Analysis Model
The sketch represents the realization of the requirements and is a detailed disclosure. The subsequent optimization and adjustment are based on this. The main inputs: sketches, system architecture, bu...
xitong RF/Wirelessly
Communication method of RS232 interface to USB interface
As a new PC interconnection protocol, USB makes the connection of peripherals to computers more efficient and convenient. This interface is suitable for a variety of devices. It is not only fast, plug...
totopper Industrial Control Electronics
How to input consecutive numbers 1234 using 4X4 matrix keyboard (Verilog)
module key4x4 ( clk, rst_n, col, row, key_val ); input clk; input rst_n; input [3:0] row; // matrix keyboard row output reg [3:0] col; // matrix keyboard column output reg [3:0] key_val; // keyboard v...
yuxuanwlfei FPGA/CPLD
Lost a USB drive
Oh, there are so many materials, including MicroPython code. It seems that I have to go back to the hard disk mode. . . . . Xinxin asked with a smile, why not git? . . ....
johnrey MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 534  2755  1013  1179  2296  11  56  21  24  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号