7202LA35TPG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 7202LA35TPG

7202LA35TPG: DescriptionFIFO, 1KX9, 35ns, Asynchronous, CMOS, PDIP28, GREEN, PLASTIC, DIP-28; Categorystorage storage; File Size302KB，14 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

7202LA35TPG Overview

FIFO, 1KX9, 35ns, Asynchronous, CMOS, PDIP28, GREEN, PLASTIC, DIP-28

7202LA35TPG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	DIP
package instruction	DIP, DIP28,.3
Contacts	28
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	35 ns
Other features	RETRANSMIT
Maximum clock frequency (fCLK)	22.2 MHz
period time	45 ns
JESD-30 code	R-PDIP-T28
JESD-609 code	e3
length	34.671 mm
memory density	9216 bit
Memory IC Type	OTHER FIFO
memory width	9
Number of functions	1
Number of terminals	28
word count	1024 words
character code	1000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1KX9
Exportable	NO
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP28,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.572 mm
Maximum standby current	0.005 A
Maximum slew rate	0.08 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

FEATURES:

•

IDT7200L

IDT7201LA

IDT7202LA

•

First-In/First-Out dual-port memory

256 x 9 organization (IDT7200)

512 x 9 organization (IDT7201)

1,024 x 9 organization (IDT7202)

Low power consumption

— Active: 440mW (max.)

—Power-down: 28mW (max.)

Ultra high speed—12ns access time

Asynchronous and simultaneous read and write

Fully expandable by both word depth and/or bit width

720x family is pin and functionally compatible from 256 x 9 to 64k x 9

Status Flags: Empty, Half-Full, Full

Auto-retransmit capability

High-performance CEMOS™ technology

Military product compliant to MIL-STD-883, Class B

Standard Military Drawing #5962-87531, 5962-89666, 5962-89863

and 5962-89536 are listed on this function

Dual versions available in the TSSOP package. For more informa-

tion, see IDT7280/7281/7282 data sheet

IDT7280 = 2 x IDT7200

IDT7281 = 2 x IDT7201

IDT7282 = 2 x IDT7202

Industrial temperature range (–40

C to +85

C) is available

(plastic packages only)

Green parts available, see ordering information

DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load and empty data

on a first-in/first-out basis. The devices use Full and Empty flags to prevent data

overflow and underflow and expansion logic to allow for unlimited expansion

capability in both word size and depth.

The reads and writes are internally sequential through the use of ring

pointers, with no address information required to load and unload data. Data

is toggled in and out of the devices through the use of the Write (W) and Read

(R) pins.

The devices utilize a 9-bit wide data array to allow for control and parity bits

at the user’s option. This feature is especially useful in data communications

applications where it is necessary to use a parity bit for transmission/reception

error checking. It also features a Retransmit (RT) capability that allows for reset

of the read pointer to its initial position when

is pulsed LOW to allow for

retransmission from the beginning of data. A Half-Full Flag is available in the

single device mode and width expansion modes.

These FIFOs are fabricated using high-speed CMOS technology. They

are designed for those applications requiring asynchronous and simultaneous

read/writes in multiprocessing and rate buffer applications. Military grade

product is manufactured in compliance with MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

-D

)

WRITE

CONTROL

WRITE

POINTER

RAM

ARRAY

256 x 9

512 x 9

1,024 x 9

READ

POINTER

READ

CONTROL

THREE-

STATE

BUFFERS

DATA OUTPUTS

-Q

)

RESET

LOGIC

FL/RT

FLAG

LOGIC

EXPANSION

LOGIC

XO/HF

2679 drw 01

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES

JUNE 2012

DSC-2679/13

Recommended Resources

Internal circuit principle of TA8173

Minsk brand MNHCK-15 refrigerator circuit

Automatic charger circuit

Speaker protection delay circuit

Intermittent operation control circuit

Charger circuit diagram using CH701

EE Times China Blog: Hi everyone,I'm a researcher for EE Times (Electronic Engineering Times U.S. edition.) EE Times recently opened "the EE Times China Blog"http://www.eetimes.com/blog/news/archives/china/index.html;jses...; EETimes PCB Design

Ask for advice on 2812 power supply and power-on sequence: What is the best power supply for 2812? When using TPS73HD318, does the TPS73HD318 power chip itself consider the power-on sequence of 3.3V and 1.8V? If yes, is it 3.3V first or 1.8V first?If using 3....; pka1987 Microcontroller MCU

Philips Lighting Internship Opportunities: Philips Professional Lighting (Shanghai) has an embedded control system development project to provide internship opportunities, and there are formal employment opportunities after the internship. Int...; gelisp Recruitment

I have a memory leak problem under EVC. Experts, please help me.: I created two CBitmapButton buttons in EVC. In onKeyUp, I pressed a button to show the two buttons, and pressed the button again to hide the two buttons. After repeating this operation for a while, I ...; tylar Embedded System

Explain the working principle of triode: [color=#000000][b] I. Conceptual understanding [/b][font=Verdana] 1. N-type [/font][font=Verdana] semiconductor [/font][font=Verdana]: also known as [/font][font=Verdana] electron [/font][font=Verdana...; qwqwqw2088 Analogue and Mixed Signal

Playing with Zynq Serial 51——[ex70] RGB2YUV, image enhancement, YUV2RGB IP simulation example: [i=s] This post was last edited by ove learning makes me happy on 2020-3-4 08:35[/i]1. Introduction to Image Enhancement IP The Image Enhancement IP integrated inXilinx 's Vivado can effectively reduc...; ove学习使我快乐 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components