IDT72841L25PFI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT72841L25PFI

IDT72841L25PFI: DescriptionFIFO, 4KX9, 15ns, Synchronous, CMOS, PQFP64, TQFP-64; Categorystorage storage; File Size154KB，16 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72841L25PFI Overview

FIFO, 4KX9, 15ns, Synchronous, CMOS, PQFP64, TQFP-64

IDT72841L25PFI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	TQFP-64
Contacts	64
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	15 ns
Maximum clock frequency (fCLK)	40 MHz
period time	25 ns
JESD-30 code	S-PQFP-G64
JESD-609 code	e0
length	14 mm
memory density	36864 bit
Memory IC Type	OTHER FIFO
memory width	9
Humidity sensitivity level	3
Number of functions	2
Number of terminals	64
word count	4096 words
character code	4000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	4KX9
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP64,.66SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.01 A
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	20
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

DUAL CMOS SyncFIFO™

DUAL 256 x 9, DUAL 512 x 9,

DUAL 1,024 x 9, DUAL 2,048 x 9,

DUAL 4,096 x 9, DUAL 8,192 x 9

IDT72801

IDT72811

IDT72821

IDT72831

IDT72841

IDT72851

.EATURES:

•

The IDT72801 is equivalent to two IDT72201 256 x 9 FIFOs

The IDT72811 is equivalent to two IDT72211 512 x 9 FIFOs

The IDT72821 is equivalent to two IDT72221 1,024 x 9 FIFOs

The IDT72831 is equivalent to two IDT72231 2,048 x 9 FIFOs

The IDT72841 is equivalent to two IDT72241 4,096 x 9 FIFOs

The IDT72851 is equivalent to two IDT72251 8,192 x 9 FIFOs

Offers optimal combination of large capacity, high speed,

design flexibility and small footprint

Ideal for prioritization, bidirectional, and width expansion

applications

10 ns read/write cycle time for the IDT72801/72811/72821/72831/

72841 (excluding the IDT72851)

15 ns read/write cycle time for the IDT72851

Separate control lines and data lines for each FIFO

Separate Empty, Full, Programmable Almost-Empty and Almost-

Full flags for each FIFO

Enable puts output data lines in high-impedance state

Space-saving 64-pin Thin Quad Flat Pack (TQFP) and Slim Thin

Quad Flatpack (STQFP)

Industrial temperature range (–40°C to +85°C) is available

DESCRIPTION:

The IDT72801/72811/72821/72831/72841/72851 are dual synchronous

(clocked) FIFOs. The device is functionally equivalent to two IDT72201/72211/

72221/72231/72241/72251 FIFOs in a single package with all associated

control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the

IDT72801/72811/72821/72831/72841/72851 has a 9-bit input data port (DA0

- DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each

input port is controlled by a free-running clock (WCLKA, WCLKB), and two Write

Enable pins (WENA1, WENA2,

WENB1,

WENB2). Data is written into each of

the two arrays on every rising clock edge of the Write Clock (WCLKA, WCLKB)

when the appropriate write enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin

(RCLKA, RCLKB) and two Read Enable pins (RENA1,

RENA2, RENB1,

RENB2).

The Read Clock can be tied to the Write Clock for single clock operation

or the two clocks can run asynchronous of one another for dual clock operation.

An Output Enable pin (OEA,

OEB)

is provided on the read port of each FIFO

for three-state output control.

Each of the two FIFOs has two fixed flags, Empty (EFA,

EFB)

and Full (FFA,

FFB).

Two programmable flags, Almost-Empty (PAEA,

PAEB)

and Almost-Full

(PAFA,

PAFB),

are provided for each FIFO bank to improve memory utilization.

If not programmed, the programmable flags default to empty+7 for

PAEA

and

PAEB,

and full-7 for

PAFA

and

PAFB.

The IDT72801/72811/72821/72831/72841/72851 architecture lends itself

to many flexible configurations such as:

• 2-level priority data buffering

• Bidirectional operation

• Width expansion

• Depth expansion

These FIFOs is fabricated using IDT's high-performance submicron

CMOS technology.

.UNCTIONAL BLOCK DIAGRAM

WCLKA

WENA1

WENA2

DA0 - DA8

EFA

PAEA

PAFA

LDA

FFA

WCLKB

WENB1

WENB2

DB0 - DB8

LDB

INPUT REGISTER

OFFSET REGISTER

FLAG

LOGIC

INPUT REGISTER

OFFSET REGISTER

EFB

PAEB

PAFB

FFB

WRITE CONTROL

LOGIC

RAM ARRAY

256 x 9, 512 x 9,

1024 x 9, 2048 x 9,

4096 x 9, 8192 x 9

WRITE CONTROL

LOGIC

RAM ARRAY

256 x 9, 512 x 9,

1024 x 9, 2048 x 9,

4096 x 9, 8192 x 9

FLAG

LOGIC

WRITE POINTER

READ POINTER

WRITE POINTER

READ POINTER

READ CONTROL

LOGIC

READ CONTROL

LOGIC

OUTPUT REGISTER

RESET LOGIC

OUTPUT REGISTER

RSA

OEA

QA0 - QA8

RCLKA

RENA1

RENA2

RSB

OEB

QB0 - QB8

RCLKB

RENB1

RENB2

3034 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE



2001

Integrated Device Technology, Inc.

APRIL 2001

DSC-3034/1

Recommended Resources

Accurately identify three primary color circuits

Phase-lag RC phase-shifted oscillator circuit

Motor fault indication circuit

Pulse automatic charger circuit (3)

555 automatic air volume controller circuit

Single junction transistor square wave generating circuit

Discussion on the methods of large motor control: Dear forum friends: I have a few questions I would like to discuss with you. Is there any better way to control a high-power DC motor (200V 300W)? Now I use the most basic solution to design, directly...; liaoyuanhong Power technology

C51 precise delay, absolutely precise!: Some special applications require more precise delays (such as DS18B20, etc.), but C is not like assembly language, and it is difficult to calculate the accuracy of delays. After repeated debugging, I...; fish001 51mcu

Daughter's birthday gift: [i=s]This post was last edited by azhiking on 2014-12-2 14:53[/i] The little girl was not too interested in this puzzle:...; azhiking Talking

51 Timer counting frequency: Today I saw a program that said the oscillation ratio was 12, and the notes said counting frequency, but I still don't quite understand. Could you please explain it to me, preferably in a more popular...; 13815346101 51mcu

[Atmel SAM R21 Creative Competition Weekly Plan] + Peer2Peer project adds SERCOM (i2c) TWI: [Atmel SAM R21 Creative Contest Weekly Plan] +Peer2Peer Project Add SERCOM (i2c) TWI R21 does not have enough pins, so we can only consider using more peripherals to expand! Now start with the SERCOM ...; 蓝雨夜 Microchip MCU

CC3200 FreeRTOS software timer cannot enter the callback function: The CC3200 FreeRTOS software timer cannot enter the callback function. Has anyone used the FreeRTOS software timer? My configuration is as follows: /* Timer related defines. */ #define configUSE_TIMER...; awarenessxie Wireless Connectivity

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components